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Abstract 
 
The Double Estimation Technique (DET) is a comparatively new GNSS tracking loop architecture that 
mitigates the ambiguity present in pseudoranges from Binary Offset Carrier (BOC) signals. These 
signals are part of ‘modernised’ GNSS development, and will see extensive use on both existing and 
in-development constellations. Many techniques have been proposed that either partly or wholly 
eliminate the problem of ambiguous BOC pseudoranges: proposal and investigation of new techniques 
is still an active area of research, however many of the techniques described in literature must make a 
trade-off between ambiguity mitigation and computational complexity. Few of the techniques have been 
demonstrated on hardware receivers and so knowledge of their effectiveness and practicality is limited. 
 
Comparison between the Double Estimator Technique (DET) and the commonly-used alternative 
Bump-Jumping (BJ) channels’ operation was obtained from a hardware receiver running customised 
tracking channels and from simulation channels (developed from MathCAD programs supplied by Dr. 
Stephen Hodgart) designed to closely match the parameters of the hardware receiver. Both DET and BJ 
channels were compiled for the SGR-ReSI – an FPGA-based receiver developed by SSTL as the first 
in the new generation of GNSS receivers. These comparison data show that an implementation of DET 
as described in [Blunt 2007] is not without some limitations, and this work shows how it is possible to 
produce in the DET a ‘false-lock’ condition that was previously not thought possible due to the two 
independent estimates. 
 
Several updates to the DET tracking architecture are herein proposed and tested, and with these 
additions, the DET can be made more robust to conditions that can severely disrupt operation of other 
techniques such as Bump-Jumping. 
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Memento Mori 
 
 
“And that inverted bowl we call The Sky, 
Where under crawling coop’t we live and die, 
Lift not thy hands to It for help - for It 
Rolls impotently on as Thou and I. 
 
 
Then to the rolling Heav’n itself I cried 
Asking ‘What Lamp had Destiny to guide 
Her little Children stumbling in the dark?’ 
And - ‘A Blind Understanding!’ Heav’n replied.” 
 
Quatrains XXVII and XXVIII, Rubáiyát of Omar Khayyam 
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1 Research background and motivation  
1.1 GNSS introduction 
Global Navigation Satellite Systems (GNSS) are satellite constellations which transmit information 
permitting a receiver to measure very accurately the delay between transmission and reception, and thus 
calculate its position - theoretically anywhere on the planet. The first and most prominent of these 
constellations is the US NAVSTAR system, almost always referred to simply as the “Global Positioning 
System” or GPS. GLONASS, the Russian (previously Soviet) constellation is similar to GPS in many 
respects, but the system had fallen into disrepair around the time of the Fall of Communism in the 1990s 
but has recently received investment and has been brought back to full operation. The European and 
Chinese systems (‘Galileo’ and ‘Compass/Beidou’ respectively) have – as of time of writing – only 
launched partial constellations and/or demonstration satellites, with launch of full constellations 
planned for the coming years. 
It may almost be considered unnecessary to describe the importance of GNSS technologies in the world 
today, with the ubiquity of GPS-enabled smartphones and in-car routing navigators (‘sat-navs’) being 
the most visible (and audible) embodiment in a world rapidly growing dependent on omnipresent 
GNSS; less obvious applications of the GNSS concept include not only precise position data for 
agricultural planning, search-and-rescue operations etc. but also highly accurate clock signals used in 
places as diverse as load-balancing power grids and time-stamping stock market transactions. All these 
applications, as well as growing consumer demand for personal positioning have driven the 
development of GNSS towards new concepts in both signal and receiver design. 
 
1.2 Research Motivation 
1.2.1 Modernized GNSS 
Replacement satellites and upgrades to the original GPS and GLONASS constellations, as well as the 
initial design of the Galileo system, are described under the umbrella term ‘Modernised GNSS’, which 
includes several new technologies (notably new types of atomic clocks on board the satellites) and the 
addition of new classes of transmitted signals. It is the new signals that are of particular interest in 
receiver design, since these new signals can be used to achieve higher accuracy in a receiver’s position 
fix, greater immunity to noise and/or resistance to interference. 
The simplest, but arguably most far reaching, of the upgrades to GNSS signals is known as Binary 
Offset Carrier (BOC), a subcarrier modulation interposed between the PRN and the RF modulation 
system. This subcarrier modulation produces a characteristic correlation function that is ambiguous – a 
receiver decoding a BOC-modulated signal could potentially lock to a position fix in error by tens or 
 12 
 
hundreds of meters. The nature of this ambiguity is explored in more detail in §2.3, while techniques 
proposed for removing this problem from a GNSS receiver are outlined in the next section, and formed 
the main focus of this research  
 
1.2.2 Research focus – Double Estimation vs. Bump Jumping 
The Double Estimation technique (DET) [Blunt 2007] potentially offers a robust and expansible 
solution to the problem of ambiguity in BOC tracking channels, but to date has not been subjected to 
comprehensive testing. A fair characterisation of the DET versus other tracking techniques, including 
operating under multipath, would be invaluable to confirm (or deny) the apparent superiority of the 
DET in producing unambiguous and simultaneously high-precision range results from Binary Offset 
Carrier signals, which are used extensively in modernised GNSS signal plans. 
Previous work in [Julien 2007] suggests that the DET out-performs other techniques’ performance 
under AWGN and generally at lower computational cost than other ambiguity-mitigation techniques, 
but no simulation or implementation is either attempted or referenced. A multipath envelope was 
produced in the paper, but was derived from a modified simulation channel. [La Chapelle 2010] 
compares the DET to other techniques using simulated channels and recorded GIOVE-A signals, 
finding that the DET offers a lower jitter solution with a superior tracking threshold; a hardware receiver 
was used to gather IF samples, but no details of the channel implementation or structure were given and 
no multipath analysis was performed. These papers are two of the very few citations for the DET. Given 
the apparent superiority of the DET, a fair assessment of a channel with a focus on a hardware 
implementation was deemed to be a useful area of research, and was made much more hardware 
focussed by the availability of the SGR-ReSI receiver as a development environment. In conjunction, 
the impending launch of further Galileo constellation satellites and the recently-announced upgraded 
GPS constellation L1C signal (which uses a similar modulation scheme to the Galileo E1 service) 
expands the accuracy available to civilian receivers with (theoretically) little or no modification needed 
to the RF frontend portion of a GNSS receiver. Investigation of the performance of BOC decoding 
schemes using commercial hardware is therefore a worthwhile goal. 
For this research, a comparison between the DET and Bump Jumping was conducted, using both a 
simulation framework and a hardware implementation. Bump Jumping is the de facto standard 
technique for mitigating BOC ambiguity, since it is computationally ‘cheap’ to implement, requires few 
additional correlators, does not require complex multipliers [Blunt 2007] and is able to function with 
any BOC modulation subcarrier-to-code ratio [Fine & Wilson 1999]. Because the Bump-Jumping 
system tracks using the full multi-peaked correlation, it is able to achieve the full accuracy possible 
from a BOC modulated signal [Blunt 2007], [Julien 2007]. 
 13 
 
Preliminary work for this research using simulated channels (provide by Dr. Hodgart) showed that the 
DET channel, while able to produce the unambiguous and high-accuracy results expected, exhibited 
tracking faults in the presence of multipath distortion. This had not been thought possible when the 
DET was first developed: described in [Blunt et al 2007], the DET has no ‘false-lock or invalid tracking 
states’. This research has found that in fact it is possible to induce a false-lock condition in a DET 
channel. The simulations were expanded to include proposed improvements designed to mitigate these 
false locks in the DET (see Chapter 7). An implementation of both DET and BJ channels in hardware 
was also undertaken to confirm the validity of the simulation results. The results from characterisation 
tests of both the simulation and hardware channels were analysed to measure the performance of the 
DET operating under noise and multipath distortion. A comparison between those results and a 
comparable BJ channel was also undertaken. 
 
1.2.3 Thesis outline 
Chapter 2 gives a summary of GNSS system and signals, with detailed focus on the BOC modulation 
used. Chapters 3 and 4 describe the simulation and hardware channels respectively, focussing on the 
correlation structures and closed-loop tracking operation.  
The channel parameters used to obtain useful data is detailed in Chapter 2, where the major error sources 
in GNSS channels are described. Background information on the operation of the closed-loop tracking 
is given in §3.3.  
Results obtained from the simulation and hardware are given in Chapters 5 and 6 respectively, with 
results in subsequent chapters. 
Conclusions are presented in chapter 8, while a critical evaluation of the techniques used and possible 
future work are described in Chapter 9. 
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2 GNSS system and signals 
2.1 GNSS theory 
2.1.1 Pseudoranges 
A GNSS receiver uses time-of-arrival (TOA) estimates of signals from in-orbit transmitters to 
determine its position in space. The correlation properties of pseudo-random noise (PRN) code 
sequences are used to generate coarse delay estimates which form range estimates known as 
‘pseudoranges’, uncorrected range estimates that include errors from clock biases between transmitter 
and receiver. 
The receiver locates itself at the intersection of three spheres of receiver-to-satellite-equidistance by 
trilateration, being the three-dimensional equivalent of (2D) triangulation. The solution formed from 
the trilateration provides an uncorrected position ‘fix’; this principle is shown below in Figure 1 for a 
two-dimensional scenario, with the black triangle marking the position fix obtained from the three 
transmitter-to-receiver vectors, rx, ry and rz. An ideal 3D trilateration in fact produces two equidistant 
points of intersection – terrestrial GNSS receivers discard the second point of intersection which is 
usually far above the surface of the Earth. Additional algorithms are used for high-altitude or orbital 
receivers. If all three transmitter clocks were perfectly synchronised with the receiver clock, the 
receiver’s position would be perfectly known, defined as a point. 
The inset shows the effect of finite accuracy of the pseudorange – the clock errors between the 
transmitters and the receiver clock produce a band of pseudorange, where the width of the three circles 
shows the span of potential pseudorange error. In a real receiver, the intersection of the pseudoranges 
therefore produces a volume, inside which the receiver is located. The geometry of this volume is 
determined by the transmitters’ position in the sky relative to the receiver. 
The receiver clock errors can be thought of as a fourth unknown in a set of simultaneous equations 
[Kaplan 2006] the solution to which is the 3D vector of clock-corrected pseudorange. Having 
established its first position fix using the satellite-to-receiver vectors, the receiver uses a fourth satellite 
to correct for clock-drift (and other errors present in this first fix) and generate a more accurate 
measurement. These corrections are made based on the data transmitted by the GNSS satellites about 
their own orbit parameters (‘ephemeris data’), clock biases, etc. In the case of GPS, these data are 
transmitted at 50bps using code-division multiple access (CMDA) spread-spectrum signalling. Other 
GNSS constellations use different code rates or multiple access technologies, however the data must 
still be transmitted to the receiver in order to correct the initial pseudorange. 
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Figure 1 – Pseudorange trilateration 
 
2.1.2 Range estimation from PRN codes 
GPS satellite data are transmitted using code-division multiple access (CDMA) spread-spectrum 
signalling. The wide bandwidth code sequences used to modulate the low-bandwidth data are designed 
to exhibit minimal cross-correlation except at zero time lag, thus correlating the satellite signal with a 
‘local replica’ (generated by the receiver) can be used to both ‘de-spread’ the data and also to measure 
the delay between a synchronised start time τ0 and the location in time of the highest correlation peak - 
see Figure 2, where τ represents the delay between the synchronised start and reception of the satellite 
signal. Pseudoranges are calculated without regard to the effects of ionospheric delay, clock drift, errors 
in synchronisation, noise in the code clocks (‘jitter’) etc.  
GPS C/A codes are 1023-chip long Gold sequences [Gold 1968] produced at a frequency of 1.023MHz 
– correlation of a chip sequence produces a peak two chips wide, or a period that equates to a distance 
error of ~586m. To achieve tracking accuracy high enough to locate a receiver to within, say, 10 meters, 
a tracking system that locks within a small fraction of a single chip is necessary. 
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Figure 2- Pseudorange generation from PRN signals 
 
2.1.3 GNSS closed-loop tracking 
Tracking loops are commonly used to maintain lock on the GNSS carrier frequency, to synchronise the 
local (receiver) and incoming (transmitted) code sequences and compensate for carrier and code 
Doppler from both receiver and transmitter motion [Kaplan 2006]. Separate tracking loops are used to 
steer the code generator, and like carrier tracking loops feedback to the code generator is derived from 
an error signal - in the case of code tracking loops, this error signal is obtained from the correlation 
function of the codes. Within ½ a code chip, the amplitude of the correlation is a quasi-linear function 
of code alignment, therefore the correlation between codes that are misaligned by some fraction of a 
PRN chip will give rise to a correlation amplitude lower than if they were perfectly synchronised. Since 
the correlation function is symmetrical, two local codes can be correlated with the incoming signal 
offset ahead of (‘Early’) and behind (‘Late’) the expected point of synchronisation (‘Prompt’). If the 
amplitude from the Early and Late correlations is equal, the local code and incoming signal are aligned, 
the feedback signal is zero and the loop is locked. Movement across the correlation dimension is 
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equivalent to code delay, hence the tracking loop for the code is called the delay-lock loop (DLL) 
[Peterson et al 1995]. 
 
 
Figure 3 –Early-Prompt-Late correlation tracking points  
(Redrawn from [Kaplan 2006] pp.177) 
 
The difference between the Early and Late correlations is used as the error signal governing the 
feedback loop, hence this form of closed-loop tracking is called Early-minus-Late (EML) tracking. The 
spacing of the two correlations is known as the delta (Δ) spacing.  
Subtracting Early from Late correlations produces a value which can then be used to steer the code 
loop. More mathematical operations are often performed on the correlation values to form the error 
signal, so it is often useful to visualise the loop discriminator, which is a transfer function mapping 
code misalignment to loop error, based on the mathematical manipulation of correlation values. Early 
and Late correlations, and the simplest discriminator (merely Early minus Late) are shown for a GPS-
like correlation signal in Figure 4. More elaborate forms of Early-minus-Late discriminator include 
Dot-Product, Power and Decision-Directed – for a detailed description of these and other discriminators 
and their underlying theory see [Kaplan 2006], [Blunt 2007] 
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Figure 4 – Early and Late correlations and EML discriminator 
 
The central span of the discriminator where the output is as close to an ideal error-signal output as 
possible is called the quasi-linear region. The ‘pull-in’ region is that portion of the discriminator that 
will produce an error signal sufficient to ‘move’ code towards the zero-error point by the action of the 
feedback loop.  
The above describes loop operation assuming a continuous analogue waveform for the code, however 
in many GNSS receivers the downconverted carrier signal is a stream of digital samples. Techniques 
for using very low sample-rate-to-IF-ratio exist but are not considered here, and in all subsequent 
sections it may be assumed that there is a sufficient IF bandwidth and sample rate to reconstruct and 
manipulate the code chips without aliasing or other digital/sampling effects. 
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2.2 Modernised GNSS 
2.2.1 Binary Offset Carrier modulation 
Binary Offset Carrier [Betz 1999] signals are subcarrier-modulated PRN codes, similar to Manchester 
(differentially) encoded bits. The BOC subcarrier is a square-wave with a frequency of an integer- or 
integer-and-a-half multiple of the code chipping rate and either a sine or cosine phase relative to the 
code. BOC modulation is described in the form “BOCx(n,m)” - where x may be ‘s’ or ‘c’ to denote sine 
or cosine phasing between components (sine phase is assumed if this subscript is omitted), while n and 
m represent the subcarrier and code rates respectively, normalised to the GNSS ‘base frequency’ of 
1.023MHz. Thus the BOC signal used for the Galileo PRS signal, ‘BOCc(15, 2.5)’ is a cosine-phase 
BOC with a 6:1 ratio between code and subcarrier, and code rate of 2.5575MHz. Compare the 
description of the GPS C/A signal which is a ‘BPSK(1)’ signal – that is, BPSK with a ‘processing’ 
(code) rate of 1.023MHz. 
BOC signals offer several benefits over the ‘code-only’ spread-spectrum signals used for GNSS: BOC 
modulation allows improved frequency sharing between signals, since the BOC signals’ subcarrier 
splits the central lobe of the spectrum: BOC and non-BOC signals (including across different 
constellations) are able to share a common centre frequency – see Figure 5.  BOC signals raise the 
cross-correlation noise less than if new signals with the same modulation were added to constellations’ 
transmissions. The wider equivalent bandwidth and spectral separation of the lobes of the signal also 
increases the signals’ robustness to jamming and narrowband interference. 
 
              Normalised frequency (fC / 1.023MHz) 
Figure 5 - Power Spectral Densities for PSK(1) and BOCs(1,1) 
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BOC modulation results in a spectral splitting of the signal, which increases the Gabor (RMS) 
bandwidth of a BOC signal [Gabor 1946]: 
 



2/
2/
2
rms d
B
B
fff  
(2.1) 
where ( f ) is the normalised power spectral density, and B is the bandwidth over which the signal is 
considered. Signals with higher Gabor bandwidth have greater ‘sharpness’ in their autocorrelation 
functions. The presence of the f 2 term in the Gabor bandwidth calculation implies that higher frequency 
components of the spectrum contribute correspondingly more to the sharpness of the function. Since 
the BOC signal has more power away from the centre frequency towards the higher frequencies, for a 
given frontend bandwidth a BOC signal will have a higher Gabor bandwidth than a BPSK (code only) 
signal – the signal more closely resembles the ‘ideal’ infinite bandwidth case. This has implications for 
tracking accuracy. 
 
2.2.2 Timing jitter in GNSS tracking loops 
Thermal noise - equivalent to additive white Gaussian noise (AWGN) – is the dominant source of error 
in GNSS tracking loops assuming zero dynamic stress and zero interference. The presence of noise on 
the received signal adds a time-varying random delay onto the code which manifests as a ‘jitter’ in the 
estimated range. The statistical characteristic of the noise determines range uncertainty in the receiver 
channels. 
The Cramer-Rao lower bound (CRLB) indicates the lowest RMS timing jitter possible from a code-
tracking loop, assuming the loop satisfies all Maximum-Likelihood requirements [Cramer 1946]. CRLB 
timing jitter is calculated as: 
rms
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B
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C
CRLB  
(2.2) 
where Bn is the loop bandwidth, TC is the code chip period and C/N0 is the carrier to noise density. This 
limit is only valid under the assumption of an Early-Late spacing asymptotically small (i.e.  << 1/BRF). 
Practical receivers with finite filter bandwidths and realisable  values will always produce higher RMS 
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jitter than the CRLB suggests, however a Maximum-Likelihood BOC receiver will achieve lower jitter 
than a comparable Maximum-Likelihood code-only channel – see Figure 6 below.  
 
Figure 6 – Cramer-Rao lower bound vs. normalised RF bandwidth for BPSK(1) and BOCs(1,1)  
 
These curves are plotted for a loop bandwidth of 1Hz, assuming a C/N0 of 45dB-Hz. As the bandwidth 
is increased, more sidelobes’ power contributes to the increasing RMS bandwidth, and thereby decrease 
RMS jitter. Note that the first flattened region for these curves occur at the points at which the bandwidth 
is sufficient to satisfy the channels’ condition to achieve maximum-likelihood – for BPSK, this 
bandwidth is ~2MHz (i.e. the main lobe of the PSD is fully ‘captured’) while for BOC(1,1) this 
bandwidth is ~4MHz (marking the first nulls of the BOC PSD). 
The improvement from BOC signals is shown in Figure 6. The theoretical improvement increases as 
frontend bandwidth and/or subcarrier ratio increases. The improved accuracy of BOC signals however 
comes at the cost of introducing range ambiguity. 
 
2.3 BOC ambiguity 
BOC signals use a square-wave subcarrier to modulate the code sequence. The presence of this 
subcarrier produces a characteristic multi-peaked autocorrelation function. These additional peaks mark 
the points at which the subcarrier-modulated code produces a partial correlation. These side-peaks can 
be more easily appreciated by considering the code as being equivalent to a single pulse equal in 
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duration to a code chip for the code, and a single bi-phase pulse for the a BOC subcarrier modulated 
code chip (Figure 7). The autocorrelations of these simplified pulses are shown in Figure 8 and Figure 
9 below. 
 
 
Figure 7 - Code and Subcarrier pulse shape simplifications 
 
 
Figure 8 - Simplified C/A correlation 
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Figure 9 - Simplified BOC correlation 
 
The -shaped autocorrelation of a Gold code, as used on the GPS ‘C/A’ signal, is said to be 
unambiguous since the correlation produces a single peak with the maxima corresponding to the point 
which marks perfect synchronisation between local and incoming codes (  ˆ ): the hat operator marks 
a locally estimated parameter.  
The BOC subcarrier introduces transitions into the code pulse, each sub-chip transition producing 
alternating positive and negative correlation peaks - marked by points ‘A’ and ‘C’ in Figure 9. The 
number of these peaks increases in number as the ratio of subcarrier to code rate increases, i.e. an 
increase in the number of subcarrier transitions bounded within a code chip. 
There is no way for a receiver to know a-priori which of the BOC correlation peaks is the point where 
 ˆ , hence any side-peak may be tracked to produce a valid (yet biased) pseudorange estimate. This 
is known as BOC ambiguity. For a BOCs(1,1) signal, the side-peaks’ maxima produce a delay error 
equal to a range bias of ~150m ahead of or behind the true range delay (depending on which of the side-
peaks is tracked). Additional algorithms must be added to a BOC channel to implicitly or explicitly 
identify which peak marks the correct tracking point. Some of these techniques are outlined in the 
following section. 
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2.4 BOC ambiguity mitigation techniques 
BOC modulation and specifically the design of ambiguity-mitigating correlator structures has been an 
active area of research since its development in [Betz 1999]. With the goal of a fair comparison between 
the Double Estimation Technique and other BOC ambiguity mitigation methods, several options were 
investigated. The most significant requirement for the comparison was that that the chosen technique(s) 
must be compatible (or made so) with the channel structure hardware platform chosen – details of this 
structure are given in Chapter 4. 
An overview of some techniques for removing the ambiguity present in BOC-modulated signals is 
presented in [Blunt 2007]. Techniques have subsequently been put forward that build on these initial 
concepts. BOC ambiguity mitigation can generally be categorised as falling under one of three major 
techniques:  
1. filtering 
2. customised correlation 
3. side-peak elimination 
 
2.4.1 Filtering 
Filtering is the most conceptually simple of the techniques, and at its most primitive consists of a brick-
wall filter that removes on BOC side-lobe from the frequency spectrum and using a direct PRN 
correlation on the remaining signal component. Such ‘single sideband’ techniques, however, eliminate 
the spectral separation and hence higher accuracy possible from the BOC modulation [Betz 1999]. 
Recombination of two separately-filtered upper- and lower-sidebands to recover the full spectral power 
is also possible, however this does not alter the resulting correlation shape and hence does not recover 
the improved BOC accuracy. The simplicity of the correlator structure (exactly comparable with the 
GPS L1 correlator, requiring no subcarrier components) is somewhat offset by the requirement for high-
precision, sharp roll-off IF filters. Because this filtering removes the accuracy benefit from BOC, it was 
not investigated further. 
 
2.4.2 Customised correlation  
‘Customised correlation’ covers several techniques that either use custom signals to modify the 
correlation function produced between the local and incoming signals, or else make use of the 
correlation properties of the BOC signal directly to reduce the ambiguity directly. In the former case, 
‘strobe correlation’ can be used, which consists of producing a custom multi-level signal in the receiver 
that is tuned to produce the minimum of side-lobe correlation with the incoming BOC signal. Such 
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techniques require complex correlator structures and/or high sample rates [Wu 2012], [Garin 2005]. 
Customised correlation techniques were not considered as valid options for this research because of this 
requirement for high sample rates – the goal of making use of a hardware receiver to confirm the 
performance of the tracking schemes was to be carried out on a pre-existing receiver whose limitations 
dictated the design of the correlator system and thus excluded the complex multi-level signals needed 
for customised correlation waveforms. These requirements also indicate that such correlators are 
impractical in low-cost receivers and their applicability to wideband signals (requiring significantly 
higher sample rates). 
 
2.4.3 Side-peak elimination 
The correlation of a BOC modulated signal with the same PRN that is not modulated with the subcarrier 
produces a characteristic bi-phase triangular function whose peaks’ maxima correspond to the maxima 
of the side-peaks of the BOC correlation function. Tracking loops can be closed by using this bi-phase 
correlation directly as a discriminator (see §2.1.3) however the gain of such a discriminator is fixed and 
as such the improved BOC accuracy is again discounted. By arithmetically combining this BOC/PRN 
correlation with the correlation of the full BOC signal, the side-peaks of the BOC correlation can be 
reduced thereby reducing the probability of false lock – this is the Autocorrelation Side-Peak 
Cancellation Technique, or ‘ASPeCT’ [Julien 2006]. It should be noted, however, that this technique 
does not completely eliminate the problem of false lock and is restricted to sine-phased BOC signals 
with a 1:1 code-to-subcarrier ration. ASPeCT was considered as an option for implementation, however 
time constraints did not permit such an implementation. 
 
2.4.4 Bump-Jumping 
The Bump-Jumping (BJ) technique, described in [Fine&Wilson 1999] is a receiver algorithm that post-
facto corrects for BOC ambiguity by measuring the relative amplitude of three correlations, spaced 
along the BOC correlation function so the two additional measurement correlations (called ‘Very Early’ 
and ‘Very Late’) are exactly one sub-chip away from the ‘Prompt’ correlation and are consequently 
located at the maxima of the BOC side-peaks – see Figure 10. 
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Figure 10 - Bump-jumping sample points on a BOC(2,1) correlation 
 
Note that the early-to-late spacing (Δ) is user-determined. Since receiver performance is strongly 
determined by Δ, so careful selection of this value is necessary; VE and VL gates are, however, always 
spaced ±1 sub-chip from Prompt. 
The BJ algorithm relies on the relative amplitude difference between the peaks in the BOC correlation 
function. When the channel is misaligned from the true delay, there will be an amplitude difference 
between the Very Early, Very Late and Prompt correlations. Two counters are incremented and 
decremented cooperatively after each integration period depending on whichever of the two 
measurement correlations (VE or VL) is greater compared to Prompt. When either counter exceeds a 
fixed threshold, a correction is applied to shift the channel towards the true delay by a sub-chip, after 
which the counters are reset to zero. The counter mechanism acts to filter the application of the 
correction so it is not unnecessarily applied when measurement amplitudes are disturbed e.g. by noise. 
The threshold is set so as to produce an acceptable probability of false-positive corrections for a signal 
with a given C/N0.  Because the threshold is fixed as a function of C/N0, a BJ channel must trade-off 
between responsiveness and the probability of false-positive corrections. BJ is also limited to single 
sub-chip corrections – for higher BOC ratio signals, or channels optimised for low SNR, considerable 
time may be required before for the BJ corrects to the true delay. Because of its popularity and 
simplicity, the BJ technique was implemented in both simulation and hardware channels to compare 
against the DET. 
 
2.4.5 Double Estimation 
The Double Estimation Technique (DET) is a receiver tracking channel design that is able to produce 
unambiguous range estimates but with the higher accuracy (lower jitter) possible with BOC modulated 
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signals. This is achieved by separating code and subcarrier tracking into two separate feedback loops, 
each producing independent error signals based on one of the two signal components (code or 
subcarrier). Code tracking is achieved with a delay-lock loop (DLL) comparable with the code tracking 
loop used for e.g. C/A signals, while the subcarrier tracking loop achieves a lower RMS jitter at the cost 
of producing an ambiguous delay estimate. The ambiguity of the subcarrier lock loop (SLL) can be 
corrected with the unambiguous estimate from the DLL. If the two independent delays are considered 
orthogonal dimensions, a two-dimensional surface is produced. An infinite-bandwidth autocorrelation 
is plotted from MathCAD in Figure 11. The correlation surface clearly shows the BPSK-like  function 
in one dimension with the repetitive (ambiguous) subcarrier correlation in the other. 
 
 
Figure 11 - Two-dimensional autocorrelation surface for BOCs(1,1) 
 
Like BJ, the DET is expandable to any ratio BOC and requires few additional correlations. DET 
correlations do not require complex multipliers, as both signal components can be quantised to a single 
bit and therefore the multiplication of local replica and incoming signal can be performed with an the 
bitwise equivalent XOR operation.  
Both DET loops operate continuously. The BPSK-like code correlation means the DET is theoretically 
slower to achieve lock than a BJ channel, but may be faster when false-locks are considered, since the 
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BJ will take a number of integration periods (a function of the jumping threshold) to detect and correct 
a channel that is tracking an incorrect BOC side-peak. The problem of BJ delay becomes greater as the 
subcarrier ratio increases, since the BJ algorithm is only able to correct by single a sub-chip period at a 
time. 
As described above, DET produces two independent delay estimates which can potentially be combined 
to minimise the effect of distortions from e.g. multipath. Unlike BJ, DET channels require no counters 
or additional correction mechanisms to accurately and unambiguously track a BOC signal. A simplified 
schematic of a coherent DET channel is shown in Figure 12. 
 
Figure 12 - Generalised schematic of a coherent Double Estimator channel 
(from [Blunt 2007]) 
 
A more detailed functional description of both the DET and BJ is given in Chapter 3, which also outlines 
the nature of the GNSS channel simulations used in this research. 
 
2.5 Error sources in GNSS tracking loops 
A full assessment of tracking channel's performance would necessarily be conducted under all possible 
signal conditions that the channel may experience. These conditions include receiver dynamics, 
multipath interference and fading, different noise densities, presence of CW interference, etc. Channels 
with long integration times (as for tracking very weak signals), those with very wide or very narrow 
loop bandwidths or receivers designed for high dynamical environments would naturally require more 
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strenuous testing. In practice, GNSS tracking channels can be characterised to an adequate degree with 
a reduced test schedule, e.g. at several fixed noise densities, and under worst-case one-path multipath. 
These simpler tests evaluate the performance of the tracking channel with parameters that are agreed to 
be the most significant sources of error in most tracking channel architectures (see [Kaplan 2006] 
pp.279). 
Tracking performance tests alone do not show the full behaviour characteristics of a channel, however: 
an assessment of robustness is also necessary to properly characterise a loop. Robustness is a measure 
of a channel's ability to either recover from, or function adequately under, disturbances to the channel 
caused by stress conditions. For example, a channel is robust if it can quickly recover lock after a brief 
'outage' of the signal, or if a channel can acquire and/or maintain lock on a signal distorted by multipath 
or non-nominal RF filtering. To fairly characterise a given channel, a number of such stress-tests should 
be applied to determine a success rate: given a number of trials and a percentage success rate, channel 
robustness may be fairly compared. 
Robustness is an especially important parameter for BOC tracking channels because of the presence of 
false locking points along the BOC correlation. Special attention should therefore be paid to failure 
modes of the BOC ambiguity mitigation. 
 
2.5.1 Timing jitter 
Tracking precision/timing jitter is a significant performance metric for GNSS tracking loops. Additive 
noise present in the correlated/integrated signal gives rise to an error distribution around the tracking 
point of a discriminator, in turn producing an error distribution in the pseudorange formed with that 
discriminator. Timing jitter performance of a given loop under representative noise is therefore 
necessary to properly determine the accuracy of a GNSS channel. 
The absolute limit of a tracking channel's accuracy in the presence of white Gaussian noise is marked 
by the Cramer-Rao lower bound, defined in equation (2.2). The Cramer-Rao limit calculates jitter 
assuming channel parameters are chosen so as to produce the absolute minimum jitter possible for a 
given signal. Equations to determine jitter in more realistic loops with finite SNR, loop bandwidth etc. 
are derived in [Blunt 2007] and it is these equations that will be used when calculating jitter in BOC-
tracking channels. Because timing jitter is dependent on the discriminator used, a completely fair 
assessment would dictate that identical discriminators are used for all types of channel that are to be 
analysed. In practice, some discriminators are preferable to others because of computational burden, 
linearity etc. The choice of discriminator becomes especially important for a given Δ and RF bandwidth, 
as the interaction of these parameters significantly impacts loop performance. 
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Simulated channels that model noise may produce error results that slightly exceed the results from 
hardware receivers if the noise samples generated in simulation are uncorrelated. In Early-minus-Late 
discriminators with Δ < 1 chip, noise present on the signal may be correlated between Early and Late 
replicas. The ‘overlap’ between two noise samples can influence the total noise in the signal after the 
EML operation; thus the timing jitter of a discriminator is influenced by Δ in more subtle ways than is 
implied by the jitter equations alone (for details of how correlated noise samples are generated in the 
MathCAD simulations use in this research, see Appendix A). 
 
2.5.2 Multipath error 
RF signals reflect off surfaces - in terrestrial scenarios these surfaces include the ground and buildings. 
For space-based receivers reflections are less significant and are generally a product of the spacecraft 
chassis surrounding the antenna. In both cases reflected signals travel a longer distance than the direct 
signal, hence a time and phase delay exists between the direct and reflected signals. Depending on the 
delay, the two signals received by the antenna may interfere constructively or destructively, producing 
errors in carrier and code phase.  
Worst-case analysis for multipath is modelled as one-path multipath [Kaplan 2006] pp.285, where a 
single reflected signal is defined as having half the amplitude of the direct signal (to account for 
reflection losses/attenuation) and either 0º or 180º carrier phase error. This introduces constructive or 
destructive interference on the code and carrier. Since many GNSS tracking loops use Costas tracking 
loops immune to 180º flips in carrier phase, this form of multipath does not affect the carrier tracking 
[Taylor 2002]. 
 
 
 
Figure 13 – One-path multipath schematic 
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The delay between direct and reflected signal can be normalised to the length of a code chip. The 
reflected signal is modelled as always arriving after the direct signal. The delay is limited to below 2 
chips, since beyond this delay there is no 'overlap' between the main correlation regions of direct and 
reflected signals. 
One-path multipath delay manifests as a distortion in the correlation function and hence as an offset in 
the tracking discriminator. The magnitude of the distortion as a function of the reflected signal's delay 
can be plotted as a multipath error envelope, which shows graphically a given discriminator's 
susceptibility to and maximum error produced by multipath. 
 
 
Figure 14 - One-path multipath distorted correlation 
 
Multipath is still agreed to be one of the dominant sources of error in GNSS receivers [Kaplan 2006], 
[Sahmoudi & Landry 2008] and hence characterisation of a tracking channel for multipath is a highly 
desirable performance metric for GNSS tracking channels. Characterisation under multipath distortion 
is important for Bump-Jumping channels as distortions to the multiple-peaked correlation function – 
especially those with a high subcarrier-to-code ratio – can disturb the relative amplitudes of the 
correlation peaks, upsetting the algorithm and potentially cause the channel to correct away from the 
correct delay. 
 
2.5.3 Signal Distortion 
The bandwidth of a GNSS signal determines the ‘sharpness’ of the correlation function produced and 
thus the tracking accuracy. Non-ideal filtering e.g. inexpensive or low-order RF filters, operation near 
the cutoff frequency of bandpass filters, or poor linearity amplifiers, can introduce asymmetry into the 
correlation [Phelts et al 2004], [Giordanengo 2009]. When the equally-spaced Early and Late 
correlations are compared, any inequality gives rise to pseudorange bias. 
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Figure 15 – Early-Late bias caused by correlation asymmetry 
 
This form of distortion is potentially less harmful than that caused by multipath, since if the filter 
characteristic is known and the distortion constant, the resulting bias can be calibrated out of the channel 
performance. RF filter performance may vary between frontends, however, and in the case of 
reconfigurable filters (as found on the SGR-ReSI’s frontend hardware) the distortion is a function of 
both the bandwidth of the filter and the RF circuitry selected – for example in low-pass filter mode, 
there is lower ripple and greater linearity in the passband. DET channels are theoretically able to cope 
with significant and changing biases (as caused by filter distortions) because the presence of two 
independent range measurements from the code and subcarrier loops can be arithmetically combined to 
minimise the biases dynamically. This robustness to distortion, a significant advantage of DET, is not 
available to single-range estimate receiver channels such as BJ. 
Evaluation of a tracking channel with commercially available filters, of both wide and narrow 
bandwidths, is essential to assess the practicality of BOC ambiguity-mitigation techniques, as some of 
these techniques may be sensitive to non-optimal signal characteristics e.g. ASPeCT, whose 
minimisation of the BOC side-peaks is a function of the sharpness of the code-to-subcarrier cross 
correlation and hence of frontend bandwidth [Julien 2005]. 
Phase linearity and group delay (frequency-dependent time delay) across the filter passband can also 
significantly impact the correlation, especially for BOC modulated signals - the wider bandwidth can 
encompass changes in group-delay gradient, leading to different delays for each sidelobe [Mattos 2011]. 
Measuring these distortions requires very low latency data and more information from the correlator 
structure that can be obtained from the hardware receiver channels – as such, testing for these 
(potentially very small) distortions was not practical in hardware and therefore not attempted. 
 
2.6 Channel requirements 
To fairly characterise a receiver channel, performance metrics and parameters must be decided. A 
suitable set of tests to determine a channel’s performance can be compiled from the list of disturbances 
to which a GNSS loop is vulnerable. Major sources of loop disturbance are thermal noise and multipath 
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– other disturbances such as vibration and dynamic stress generally contribute less to the behaviour of 
the loop. Channels can also be assessed based on their performance with different design parameters, 
including frontend bandwidth, loop bandwidth and discriminator design. These parameter choices are 
detailed in §5.2 
2.6.1 Simulation requirements 
Given a desired channel performance and tests, it is possible (and desirable) to collate a number of 
requirements that the MathCAD simulation should meet in order to provide meaningful and useful data 
about the operation of a simulated GNSS tracking loop. These requirements include: 
 Repeatability 
o The simulated channel should be able to be run multiple times and produce the same 
output. Simulation parameters should be alterable but performance should be consistent 
between simulation runs (allowing for random elements such as noise).  
 Accuracy 
o The simulation must produce outputs that fall within the range of how a loop with the 
parameters specified is expected to produce. Differences due to simplifications are 
acceptable, but gross differences such as loops converging to physically impossible 
(but otherwise mathematically valid) values must be avoided or at least noted and 
discarded from any analysis. Results from the simulation must also match expected 
hardware performance where appropriate - for example the mapping of physical C/N0 
in decibels to a normalised chip period. The accuracy of such mapping can be validated 
against theoretical equations and checked with known behaviour from well-defined 
hardware channels – see §5.3. 
 Granularity 
o The simulation should produce an output that can be measured in a meaningful way 
with a time-series result that can be subjected to statistical analysis. Truly random noise 
(or as close to truly random as possible from the simulator environment) should be used 
to ensure the statistics are valid. 
 Validity 
o A simulation channel must produce an output that either models directly or is strongly 
homologous to a measureable parameter of a real channel. The performance of the 
channel under a range of parameter choices should therefore follow the expected 
channel performance (within the limits permitted by the simplifications made for the 
purposes of the simulation). The ability to record the output from the channel under 
different circumstances and compare these data with those obtained from a real channel 
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for comparison forms a necessary feedback to fine-tune the setup of the channel and 
also to discover its limitations.  
 Configurability 
o The simulation must be parameterised such that the operation of the closed-loop 
tracking can be altered – loop gains, feedback discriminators etc. should be specified 
before run-time and the simulation system should alter its behaviour according to these 
parameters. Specific parameters must include equivalent RF bandwidth, loop 
bandwidth and associated loop operating parameters, coherent integration period, noise 
power, BOC code and subcarrier rates, multipath amplitude and delay, and simulation 
run time. 
 
The choice of a semi-analytical simulation framework addresses these requirements admirably, by using 
a time-domain tracking channel architecture that is very close to that found in the hardware receiver 
and abstracting only at the point of measurement and correlation. Several aspects of the simulation 
channels were simplified (such as the amplitude normalisation process – see §3.2). 
Validation of the simulation was conducted both from a theoretical perspective (as by measuring the 
loop bandwidth of the tracking process within the simulation directly) and by a post-facto assessment 
of the performance of the simulated channel with respect to the measured performance of a hardware 
tracking loop set up with close-to-identical parameters. Such tests of the validity of the simulation 
channel are shown in §5.3 et seq. 
 
2.7 Summary 
This chapter has outlined the basic theory behind and modernised GNSS signals, and provided an 
overview of the BOC modulation, the problems associated with its reception and tracking in a GNSS 
receiver and an overview of two techniques to mitigate these problems. Details of the most common 
error sources in GNSS channels have also been described, and requirements for a GNSS channel 
simulation have been derived. 
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3 GNSS channel simulation 
To fairly characterise a receiver channel, performance metrics and parameters must be decided. A 
suitable set of tests to determine a channel’s performance can be compiled from the list of disturbances 
to which a GNSS loop is vulnerable. Major sources of loop disturbance are thermal noise and multipath 
– other disturbances such as vibration and dynamic stress generally contribute less to the behaviour of 
the loop. Channels can also be assessed based on their performance with different design parameters, 
including frontend bandwidth, loop bandwidth and discriminator design. 
3.1 Introduction 
This chapter outlines the nature of the GNSS tracking channel simulations developed to characterise 
DET and BJ channels. The simulations are in the form of a semi-analytical solution, and model a 
tracking channel immediately after acquisition. Within the context of GNSS, semi-analytical models 
are post-correlation models, manipulating a representation of the correlation function directly, rather 
attempting to create a true cross-correlation between time-domain code signals. The semi-analytical 
approach is therefore “an intermediate representation that progressively moves the focus from the input 
signal to the quantity to be tracked e.g. the code delay.” [Borio 2010].  
In simulation, a trade-off exists between complexity, generality and applicability, ranging from the 
purely theoretical equations to a complete Monte-Carlo analysis of a fully accurate simulated channel. 
Semi-analytical modelling is an attractive simulation paradigm as it offers simplicity and a reduced 
computation burden compared to an accurate time-domain representation, while providing a more 
realistic performance assessment than a purely theoretical model. 
This chapter will outline how the simulations are constructed and the operation of the models used to 
assess DET and BJ channels. 
 
3.2 Correlation function modelling 
The repetitive autocorrelation function of a PRN sequence a(t) with a chip period of TC and a code 
length of N chips is defined as: 
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(3.1) 
where τ is the relative time delay between the two signals, and a(t) is the code sequence. The bar notation 
indicates a local replica. 
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This correlation function can be idealised by assuming zero amplitude outside the main correlation 
interval (±1 chip). This simplified signal can be described as the time-domain signal (): 
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This is the amplitude normalised, time-domain description used for the C/A equivalent BPSK(1) 
correlation, following [Blunt 2007]. 
The autocorrelation function of BOC modulated signals is characteristically multi-peaked, the number 
of ‘side-peaks’ being proportional to the subcarrier-to-code ratio. As for the C/A BPSK case, the multi-
peaked (ambiguous) BOC correlation function is described by: 
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where τ is the relative time delay between the two signals, a(t) is the code PRN sequence and s(t) is the 
square-wave subcarrier. The bar notation represents the local replica. Note that the same delay  is used 
for both code and subcarrier i.e. the code and subcarrier are ‘locked’ together. 
Although a time-domain description of both BPSK and BOC correlation functions could be written 
directly, these functions are more easily computed using a Fourier transform of the power spectral 
density (PSD). This can be done because the transform equivalence between time-domain correlation 
and frequency-domain multiplication. In the case of a BPSK signal, the idealised PSD is merely a sinc-
squared spectrum: 
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where fC is the chipping rate. 
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The ideal PSD for BOCs(1,1) can be written [Betz 2009]: 
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where fC and fS are the code and subcarrier rates, respectively, normalised to the GNSS base rate of 
1.023MHz. The amplitude of both these PSDs are normalised to unity over an infinite bandwidth. 
By keeping the mathematical description of the correlation function within the frequency domain, 
operations that alter the correlation function shape e.g. RF frontend filtering, can be implemented and 
applied more simply than for a time-domain description of the correlation. 
The full, ambiguous correlation function can be created from applying an inverse Fourier transform to 
the PSD directly, yielding the characteristic multi-peaked correlation. 
 
 
Figure 16 - BOCs(1,1) PSD and autocorrelation transforms 
 
For DET channels, however, independent delay estimates are used for code and subcarrier delay 
estimates and therefore the correlation function for DET is a two-dimensional result, in essence forming 
a correlation surface. The correlation functions of code and subcarrier can be thought of as ‘slices’ 
through this surface where the delay in the opposing dimension is zero. The resulting profiles are shown 
schematically in Figure 17. 
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Figure 17 - Two-dimensional DET correlation profile 
  
The DET correlation uses two arguments to describe the delay in code and subcarrier dimensions: 
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(3.6) 
where ˆ  and *ˆ  are the code delay the subcarrier delay, respectively. In simulation, this correlation 
surface is calculated as a function of the delay difference between the code and subcarrier estimates. 
For a detailed description of how the two-dimensional BOC(1,1) correlation is created from the PSD, 
see Appendix B (provided courtesy of Dr. Hodgart).  
 
3.3 Closed loop operation 
The MathCAD simulations developed for this research are correlation-based and do not model a 
sample-based receiver channel. Instead, the fundamental simulation time-unit is the integration period. 
Updates to the loop delay estimate are discretised to this period, and noise variance is calculated as a 
function of the specified C/N0 and this period. 
The simulation uses a fixed, noiseless correlation function, therefore normalisation is not necessary as 
there is no dependence on either signal or noise amplitude on the correlation value. Noise is added post-
facto to the amplitude value of the correlation function within the program loop.  
Generally, because of the band-limiting of the signal, the amplitude of the normalised correlation is 
below 1 and with C/N0 values above 30dB-Hz the amplitude of the noise is not sufficient to push the 
amplitude of the correlation-plus-noise above 1, and hence the normalisation remains valid.  
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Although the normalisation of the discriminator in the simulation should ideally keep the amplitude of 
the correlation below 1 (and therefore the correlation should be re-normalised after noise has been 
added) the simplification of the system meant this was not done. The impact of this is to slightly reduce 
the generality of the simulation by producing correlation values outside of the expected range and 
therefore shift operation of the closed loop beyond the expected operating point. This is not necessarily 
a fatal error, however, since in the hardware receiver (because of the simplifications made to calculate 
loop parameters) both very high and very low SNR signals will negatively impact the operation of the 
loop. A more accurate simulation should include a renormalisation process to accommodate very low 
C/N0 with the normalised correlation functions – see discussion in §9.1 
 
 
Figure 18 - Semi-analytical model schematic 
 
The schematic of a semi-analytical loop (Figure 18) shows how delay error is mapped to correlation 
amplitude by the correlation function – the range error or ‘true delay’  is modelled as a static value and 
simplified to zero. Discriminator output (Early-minus-Late) value used to steer the loop is created by 
adding the Early and Late spacing offset () to this error and forming the discriminator equation from 
the resulting amplitudes:  
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(Note that the several correlations for GNSS tracking channels can be fully described with the 
subscripted w notation, with subscripts representing the carrier, subcarrier and code-phase respectively. 
In the case of pure Early and Late replicas, E or L may be used, or the Early-minus-Late operation can 
be described as a quadrature signal (for either code or subcarrier). For example, the result for the integral 
of in-phase carrier, in-phase subcarrier and early code is written as wIIE.) 
The k+1th delay estimate sample is calculated by: 
  kkkD+k ν+ττrK=τ  ˆˆ 1  
(3.7) 
where kτ is the true delay error, kτˆ is the estimated delay error, r is the discriminator function, KD is 
the loop gain and k is the noise sample. The loop gain for a given loop bandwidth follows 1st order 
discrete system theory, and is a function of the loop bandwidth, integration period and discriminator 
gain. The gain of the discriminator is measured directly from its gradient around the zero crossing. The 
gain term for the code loop is therefore calculated as: 
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where  is a small delay offset, 
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This method for determining the gradient (and hence gain) of the discriminator is valid only for 
relatively small errors and the closure of the loop with this value assumes a perfectly linear 
discriminator. This can be confirmed by inspection of the discriminator function directly as compared 
to a linear approximation, as in Figure 19 (DLL dot-product, BRF = 4MHz,  = ½) 
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Figure 19 – DLL discriminator linearity 
 
Both these simplifications may influence the behaviour of the loop under high noise. 
In the case of the DET, both discriminators are calculated assuming a delay error of zero in the opposing 
dimension, i.e. Gcode = qDET(δ, 0); Gsubcarrier = qDET(0, δ), however the closed-loop operation of both code 
and subcarrier tracking loops include the error term from the opposing loop. 
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Figure 20 - Semi-analytical model schematic for Double Estimator 
 
3.4 Carrier tracking in simulation 
As in the hardware receiver (see §4.2), simulation code (and subcarrier) tracking loops are 1st order 
loops with very low loop bandwidths (≤1Hz). Hardware channels are able to maintain code lock with 
such narrow loop bandwidths because they are aided from the carrier tracking loop. Carrier tracking 
loops are designed to cope with an expected level of dynamic stress as a function of the designed loop 
bandwidth - for terrestrial receivers, the expected dynamics may be low and so comparable carrier and 
code loop bandwidths are acceptable. The SGR hardware uses a wider loop-bandwidth for its carrier 
tracking loops to cope with receiver dynamics due to orbital motion. 
Because of its wider loop bandwidth, the SGR carrier loop is expected to have a tracking threshold 
above the code tracking loop: carrier tracking threshold scales with loop bandwidth. Assuming only 
thermal noise and a BPSK-modulated signal, the tracking threshold is the C/N0 value at which 3- phase 
jitter exceeds one quarter of the phase pull-in range of the PLL [Kaplan 2006 pp. 184]. For a PLL using 
an arctangent phase discriminator, the maximum permissible 3- phase jitter is 45 degrees. Phase jitter 
(in degrees) due to thermal noise is calculated by [Kaplan 2006] as 
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Solving for C/N0, given a loop bandwidth of 15Hz (as for SGR hardware), the threshold is 
approximately 25dB-Hz. This threshold is valid for BPSK – more elaborate carrier modulations will 
likely have higher thresholds. 25dB-Hz is used as a rule-of-thumb lower bound value. 
Simulations were expanded to optionally include a carrier-tracking loop, by means of an additional 
phase relationship added to the correlation function, and a 2nd order loop tracking function. However, 
since the simulations were primarily constructed to characterise performance of code tracking schemes, 
the carrier tracking was used only to confirm that it is indeed the carrier tracking loop that limits the 
lower bound of C/N0 at which a given channel can maintain lock when carrier loop bandwidths is 
greater. 
Without the carrier tracking loop, equivalent carrier dynamics can be modelled as a modulation of the 
true code delay (k). The modulating signal can be tuned to test the bandwidth limit of the code tracking 
loops. The true delay was most often modelled as a fixed value of zero – this allows simple assessment 
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of loop noise, since ideally the loops will converge to this point, with biases immediately obvious as 
offsets from zero. 
 
3.5 Code tracking noise 
In the simulation, additive noise is white Gaussian, with zero mean. Variance is calculated to be 
equivalent to a specified RF input C/N0 for a given frontend bandwidth and coherent integration period. 
The variance (in units of time normalised to a chip period) of the noise is calculated with the following 
formula: 
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(3.10) 
As identified in [Blunt 2007], noise samples present on the incoming signal are in fact strongly 
correlated across the correlation interval – that is, the noise on Early and Late correlations is correlated 
as a function of the discriminator Early-Late spacing (Δ). To compute this noise correlation, a matrix is 
constructed of the covariance of the noise variance for a given delay relative to the Prompt correlation. 
A detailed explanation of the method for calculating the vectors of correlated noise is in Appendix A. 
This correlation of noise samples is an especially important result for Bump-Jumping channels, as the 
jumping threshold is set as a function of the minimum expected C/N0. The threshold determines the 
probability that the channel will ‘jump’ (activate a correction) and must be set to a value high enough 
that noise will not trigger an unacceptable number of false-positive corrections [Fine & Wilson 1999]. 
The correlation of the noise samples across the correlation effectively reduces the magnitude of the 
noise in both the Early-minus-Late and Very Early and Very Late correlation signals, hence reducing 
the probability of a false-positive and allowing the channel to operate with a lower threshold. 
 
3.6 Simulation measurements and outputs 
The major measurable output from the simulation is naturally the loop delay estimate, equivalent to a 
pseudorange formed in a hardware receiver channel. Unlike a hardware channel, however, there is only 
a single integration-period latency between a delay estimate measurement and the loop update, and all 
delay estimate samples are available.  
The operation of the loop subroutine generates vectors of K delay estimate samples, where K is the 
number of seconds of simulated loop operation over the integration period. These vectors can be 
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manipulated and analysed to determine performance parameters – e.g. variance of delay estimate due 
to noise. Biases introduced into the channel estimates under multipath distortion are measured in the 
same way, by determining the RMS error of these delay estimate vectors. 
Simulation parameters were chosen to keep close to those of the hardware receiver: integration period 
of 1ms, noise equivalent to a carrier-tracking loop bandwidth of 15Hz, RF bandwidth = {2.5 or 
4.2MHz}, lowest C/N0 of 25dB-Hz. 
 
3.7 Summary 
This chapter has outlined the basis of the simulations used to characterise GNSS tracking loops, 
including the DET and BJ. The shift of emphasis to the frequency domain, rather than time-domain 
descriptions of the correlation function allows channels to be simplified and made much faster. The 
direct manipulation of correlation functions also reduces simulation complexity, while still offering 
realistic channel operation. The semi-analytical channel design and the desired outputs have also been 
described. 
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4 Hardware implementation 
4.1 Hardware GNSS receivers 
This chapter provides a description of the functioning of SSTL’s next-generation GNSS receiver, the 
SGR-ReSI. The SGR-ReSI was used as the hardware development platform for the concrete 
implementation of the tracking channels used to assess channel performance as in the MathCAD 
simulations. A description of the SGR-ReSI, the correlator structure and the control software is given, 
as well as a functional description of receiver operations during tracking. 
 
4.2 SGR-ReSI 
The Space GPS Receiver Remote Sensing Instrument (SGR-ReSI) is the prototype for the next-
generation of GPS receivers developed in-house at SSTL. Development of the SGR-ReSI is founded 
on the older SGR series of receivers, also developed at SSTL, which are based around a now obsolete 
chipset. The SGR-ReSI is intended to replace these older SGR designs and enable further development, 
and includes a degree of ‘future-proofing’ for both the ReSI itself and derivative designs by making use 
of reconfigurable Field Programmable Gate Arrays (FPGA). The ReSI has 2 on-board FPGAs: an Actel 
ProASIC3 (‘A3P’) and a Xilinx Virtex 4 (‘VT4’) used as a coprocessor. The ProASIC3 contains up to 
12 C/A code navigation channels and a ‘soft-core’ LEON-3 processor which runs the receiver control 
software written in C. Because of the complexity of the LEON-3 code, and the smaller reconfigurable 
fabric of the A3P, the VT4 is preferred for developing additional functionality (beyond tracking 
channels) for the ReSI. A simplified block diagram of the ReSI is shown in Figure 23. 
The ReSI is intended to be a flexible, versatile receiver that can be reprogrammed to handle different 
tasks, eliminating the need for mission-specific hardware redesign. To enable this flexibility, the on-
board FPGAs are reconfigurable on-orbit. Files known as ‘images’, compiled from VHDL code, 
describe behaviour for the FPGAs. Several ‘images’, already been developed by SSTL engineers, and 
can – for example – reconfigure the VT4 to function as a data-logger, recording raw IF samples from 
the front-ends. For this research, VHDL and C code was developed and compiled for the SGR to 
produce correlator structures suitable for tracking channels for GIOVE-A (and later L1C) BOC signals. 
The SGR-ReSI, like all SGRs, can interface to a desktop computer running a software tool called SGR-
PC3. SGR-PC3 can display (and log to file) packetized data from the SGR. Packet data includes channel 
tracking status; debugging data; loop parameters; and other receiver data. It is important to note 
however, that many of these data are only collected by the LEON processor from the correlator channels 
every 100ms - this period is set in the software, and is referred to as a ‘TIC’. SGR-PC can display the 
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data packets at a maximum update rate of once per second. Logged packets can then be post-processed 
in MATLAB. 
 
4.2.1 Data communications 
The SGR is designed as a spacecraft subsystem and as a result has several data interfaces, including 
high-speed CAN-bus and serial communications. Serial UARTs are generally used for low-speed 
communications, back-door channels to access the processor bootloader or debugging information. 
Transfer of data between the SGR software and SGR-PC3 is via an RS232 UART. The real-time 
operating system (RTOS) that runs on the LEON-3 handles all UART transactions. Internal data 
communications are handled with the Advanced Peripheral Bus (APB) which connects between the 
VT4 and the LEON-3 processor within the A3P. APB is a low overhead bus designed for lower-speed 
communications and forms part of the Advanced Microcontroller Bus Architecture (AMBA) developed 
by the ARM Corporation for use on their processors [ARM 2004].  
 
Figure 21 - GP2021 Tracking channel architecture 
(from [Zarlink 2005]) 
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4.3 SGR GNSS correlator architecture and function 
4.3.1 Detailed correlator description 
The C/A code and BOC correlator channels developed for the SGR-ReSI follow a similar architecture 
to the Zarlink GP2021 chipset, shown in Figure 21. 
VHDL code describing the behaviour of a tracking channel is composed of several modules; a 
simplified hierarchy of these modules for the FPGA-based correlator architecture is shown in Figure 
22. The C/A channel structure, developed for the SGR-ReSI, was used as the basis for the BOC tracking 
channels. 
 
 
Figure 22 –VHDL correlator structure block diagram 
 
Much of the correlators’ functions and settings are reconfigurable, with the channels designed to have 
as much overlap between DET and BJ channels as possible: this reduces the channel-configuration 
overhead and also minimises the burden on the software, which would be much greater if handling 
significantly different channel structures. Additional functionality – for example, the Bump-Jumping 
correction mechanism – and channel communications & control are also handled in software. 
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Figure 23 – SGR-ReSI block diagram with VT4 correlator bank 
 
 49 
 
4.3.2 Code and subcarrier generation 
The local code replicas for L1 C/A were initially generated, as within the Zarlink chipset, with shift-
registers; later however, to harmonise the correlator structure between C/A and BOC channels, the shift-
registers were replaced with pre-initialised RAM blocks (inside the FPGA) storing the PRN sequences 
in their entirety as binary values. The use of stored PRN sequences is necessary for many modernised 
GNSS signals, including Galileo E1 and GPS L1C, which use non-deterministic ‘memory codes’. 
In the case of the BJ channel, one of the two separate Numerically Controlled Oscillators (NCO) in the 
correlator is disconnected and the subcarrier is derived from the code clock, thereby fixing the code-to-
subcarrier phase and reducing the need for two loop-update signals. In the DET channel, until code-
lock is declared in software, the subcarrier NCO is updated with the same feedback value as calculated 
for the code loop. This implicitly maintains a fixed code-to-subcarrier phase until code lock is declared, 
at which point the two loops are updated independently.  
Two 29-bit NCOs are used to generate the code and subcarrier clocks. These NCOs have resolutions of 
FS / 2N, where FS is the sample rate (indicating how often the NCOs are updated) and N is the length of 
the NCO register in bits. For the SGR-ReSI, the resolution of the code and subcarrier NCOs is therefore 
(16.0362e6 / 229) ≈ 30e-3 Hz. The NCOs’ topmost bit overflows at a frequency determined by the offset 
value V added to the NCO register each sample period. The SGR-ReSI correlator structure uses a 29 bit 
NCO clocked at the sample rate of 16.0362MHz: the offset added to the NCO to create an overflow at 
2.046MHz is 2.046e6 / (16.0362e6 / 229) = 68497392.  
 
 
Figure 24 – NCO operation 
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In the shift-register based code generator structure, the overflow of the NCO was used to clock the two 
shift registers that generate the Gold codes. The updated memory-code based channel structure instead 
uses the overflow to increment a code-chip counter, which is connected to the address input of the block 
RAM where code chips are stored – the number of bits connected to the RAM is a function of the 
number of chips in a single PRN code for the signal and the number of different PRNs stored in the 
memory. 
The RAM decodes the bits of the chip counter into the memory address for the next 32-bit word (that 
is, containing 32 PRN chips). This data word is then demultiplexed into individual code-chips by the 
bottom 5 bits of the address formed from the code-chip counter. A schematic outlining this functionality 
is shown in Figure 25. 
The DET subcarrier is created by mapping the NCO overflow to a one-bit replica (±1) – quadrature-
phase outputs (necessary for EML subcarrier tracking) are achieved by offsetting two outputs in time 
by creating an enable signal from the logical inversion of the overflow. The use of a separate NCO for 
the subcarrier allows fine-tuning and independent frequency updates and measurements not possible if 
the subcarrier is derived from the code-generating clock (as for the BJ channel). 
 
Figure 25 –RAM-based PRN readout system 
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Since the BOC channels for the SGR were not able to decode the navigation message (‘NAV’) data, 
these channels were unable to accept clock corrections (e.g. from decoded ephemeris data) and therefore 
only raw phase measurements were logged and the formation of pseudoranges was handled in the post-
processing scripts written for MATLAB. 
 
4.3.3 -spacing 
The Zarlink architecture uses a 2.046MHz clock to generate the replica PRN code. This frequency 
(double the chipping rate of the C/A code) is also used to clock a 3-element shift register to create Early 
and Late delayed replicas, with the  fixed at 1 chip (Early, Prompt and Late equally spaced by 1/2 
chip). To create a configurable , as well as to accommodate the Very Early and Very Late correlations 
needed for the BJ channel, a 16-element shift register was used in the FPGA correlator structure, 
clocked at the sample rate (rather than the code rate).  
 
Figure 26 - Shift register for correlation spacing 
 
The shift-register elements selected to produce a given  were initially hard-coded by ‘connecting’ the 
Early and Late signals to different shift-register elements. Later the -spacing was made variable by 
making the ‘connections’ dynamically reconfigurable by a command sent to the correlator over the 
APB. The shift register is 16 elements long, and the sample rate of 16MHz ensures that a code chip is 
almost exactly 16 samples in duration. Therefore, the delay between adjacent shift-register elements 
can be approximated as 1/16th chip and  can be configured in 1/16th increments.  
 
4.3.4 Signal acquisition 
GNSS spread-spectrum signals are transmitted at powers such that at the receiver they are below the 
noise-floor. A GNSS receiver therefore must first detect GNSS signals before the receiver can transition 
to closed-loop tracking and begin to form a navigation solution – the de-spreading process brings the 
signal back above the noise. 
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RF propagation delay imparts a code delay and transmitter (and receiver) motion add Doppler shift to 
the signal. The two-dimensional search-space for GNSS acquisition therefore comprises code phase 
and carrier frequency. The carrier dimension is divided into equal Doppler ‘bins’ whose frequency span 
is chosen as a function of the ‘dwell time’ i.e. how long the receiver generates correlation values at a 
given Doppler frequency. The SGR, uses a ‘single-look’ acquisition, generating a single 1ms integration 
per Doppler bin. The SGR therefore uses a Doppler bin width equal to half the reciprocal of the 
integration period i.e. 500Hz. For a BPSK-modulated signal, this restricts the maximum frequency 
misalignment loss to -4dB [Blunt 2007]. 
Unlike parallel (Fourier) acquisition systems, the serial acquisition used on the SGR does not quantise 
the code into discrete code-phase bins. Instead, the code generator is clocked at a slightly faster rate 
than the nominal code rate of the incoming IF signals; the difference between the clock-rates of the 
local and received signals causes the chip sequences to slide past each other in time. This effectively 
changes the code phase of the local replica – at the end of each integration period, the local code has 
‘moved’ by a small amount relative to a the ‘stationary’ incoming signal. The search rate is selected as 
a trade-off between acquisition time and correlation loss, with 0.8 chips per code selected for C/A code 
acquisition. To check the code phase for one entire C/A PRN code takes 1023 chips / (0.8 chips/ms) = 
1.3 seconds. For a terrestrial receiver, the ±5kHz Doppler space can therefore be checked completely 
in 26 seconds. 
 
 
Figure 27 - Acquisition chip sequence timing 
 
The acquisition task declares the presence of a signal when a single correlation measurement exceeds 
the threshold set in software. In the SGR, this threshold is set to three times the (fixed) value of the 
correlation channel noise floor. 
To improve the likelihood of acquiring the signal, the C/A acquisition signal is the sum of both Prompt 
and Early correlations – see figure below.  The addition of the Early correlation increases the overall 
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power in the acquisition correlation. This increases the probability of detecting the signal at the cost of 
increasing the probability that the signal may be acquired with a greater initial error, thereby increasing 
loop pull-in time. 
 
 
Figure 28 – SGR acquisition correlation 
(from [Blunt 2007]) 
More elaborate acquisitions systems can further reduce the probability of false-positive detection (e.g. 
M-of-N detectors) at the cost of increasing complexity and time taken to declare acquisition. The single-
measurement approach has, however, proved suitably effective for the SGR – evidenced by the 
successful on-orbit performance of many SSTL satellites’ GPS receivers based around the Zarlink 
chipset, and the new SGR-ReSI, operating on the TechDemoSat-1 satellite mission (launched July 
2014), both of which use a single-measurement acquisition and have acquired, locked and tracked 
GNSS signals reliably [SSTL 2014].  
 
4.3.5 Acquisition of BOC signals 
To reduce the probability of false-positive acquisition, or acquisition of the BOC side-peaks, it is 
possible to combine in-phase and quadrature code and subcarrier correlations in such a way that only 
the BOC envelope remains –  
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where the correlation subscripts are the carrier, subcarrier and code phase respectively. This technique 
is known as subcarrier cancellation (SCC) [Ward 2003]. For serial acquisition using SCC, the code-to-
subcarrier phase would remain locked, with both signals run at the search rate. 
While SCC offers an attractive option, at least for acquiring BOC modulated GNSS signals, bandwidth 
limiting and choice of BOC subcarrier phase play an important role in the ability to produce a truly 
unambiguous correlation. The detrimental effects of RF filtering on SCC are discussed in [Weiler 2009]. 
Producing the SCC correlation is also a computationally expensive operation, relying as it does on 
squaring and square-root operations, and does not allow the receiver to take advantage of the BOC 
modulation’s higher accuracy. 
In practice, the SCC technique was not found to be necessary, as acquisition using the ambiguous BOC 
correlation yielded acceptable results once the search rate was lowered to 0.4 chips/ms and only the 
prompt correlation used. The time taken to search an entire L1C code is increased to (10230 / 0.4) = 
25.6 seconds, but the reduced search rate decreases the correlation losses. The addition of the Early 
correlation was found to be unnecessary for acquiring L1C signals: using the Prompt correlation alone 
actually increased the acquisition reliability, since the amplitude of the correlation side-peaks of the 
Prompt correlation alone was lower and the receiver was able to acquire the main peak of the BOC 
correlation in the majority of cases – see §6.9. 
 
4.3.6 IF processing and carrier tracking 
GNSS RF signals received at the antenna are amplified by the antenna’s internal LNA and passed to 
the frontend module. The frontend further amplifies, down-converts and filters the analogue signal, then 
quantises the IF signal to 2-bit samples before transferring these samples to the FPGA. 
Within the FPGA, the correlator channel uses a numerically controlled oscillator (NCO) to create local 
replica IF, quantised (as the incoming IF samples) to 2-bits. The quantised local oscillator signals are 
shown below – note the binary mapping is 2’s complement with the most significant (rightmost) bit 
representing the sign of the data and the least significant bit the magnitude – hence 01 is mapped to +1 
while 11 is mapped to -3. 
 55 
 
 
Figure 29 - 2-bit mapping to sine and cosine IF waveforms 
 
Carrier closed-loop tracking is achieved with a 2nd-order loop. Feedback signals are created from the 
products of local and incoming IF samples. The format for the carrier loop discriminators is defined in 
the software: carrier tracking is initially achieved with a normalised frequency locked loop (FLL), 
transitioning to a Costas PLL - both use discriminators immune to the 180 phase-shifts caused by the 
data-bit transitions. To ensure divide-by-zero errors do not occur, normalisation of the carrier loop uses 
a lowpass filtered value of the signal magnitude. 
 
4.3.7 Code tracking 
Within a GNSS receiver, code and carrier loops converge simultaneously, however it is convenient to 
describe the acquisition and tracking process as though carrier lock is achieved before code alignment 
and tracking begins. The following discussion also simplifies the transmission delay between received 
and local signals to zero. 
Local PRN chips are generated in half-chip steps at twice the chipping rate (2.046MHz) and clocked 
through a shift register to create Early, Prompt and Late replicas. Assuming the carrier is phase-locked, 
the multiplication of the IF samples with the local oscillator signal ‘wipes-off’ the carrier from the 
samples leaving only the binary PRN code modulated NAV data.  
The product of the local code replicas with the incoming chips’ samples are accumulated over the 
coherent integration time (approximately 1ms) into 32 bit unsigned integers. At the end of the 
integration period, these correlation values are latched and transferred (‘dumped’) across the APB to 
the software. As for carrier tracking, code tracking is achieved by forming feedback values using 
discriminators (defined in software) to steer a normalised loop: 32 Early-minus-Late (EML) readings 
are accumulated and the feedback normalisation accounts for this EML scaling. 
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Data decoding and frame synchronisation and additional channel functionality – for example, the 
Bump-Jumping correction mechanism – as well as all communication & control - is handled in software. 
 
4.3.8 Early-minus-Late signals 
The Zarlink correlator structure uses a 1-bit binary PRN replica (mapped to ±1) which can optionally 
be set to null (i.e. zero). This null value is used to generate an Early-minus-Late (‘Tracking’) signal 
within the correlator, rather than passing both Early and Late correlations to the processor: if the Early 
and Late replicas, after multiplication with the incoming IF samples, are the same, then the replica and 
incoming code-chips are perfectly aligned and the Early-minus-Late signal is zero - hence zero is added 
to the accumulated tracking signal. While in principle this use of a correlator-level EML saves some 
processor load, the ability to define different discriminators (based on different combinations of 
independent Early and Late correlations) was deemed more useful for testing and so both DET and BJ 
channels created separate Early and Late correlations, passed to the software independently. 
 
4.3.9 Pseudoranges and jitter measurements 
Signals within the correlator module include indication of a completed correlation, and an overflow of 
the code period (epoch), both based on the chip counter. This counter is incremented every time the 
NCO overflows. The topmost n bits of the code and subcarrier NCOs are passed to the software, and 
are used together with the code phase counter (that is, through how many code chips the channel has 
moved) to form the pseudorange. For the code, n is 10 bits; for the subcarrier, n is 15 bits. The topmost 
bit indicates the half-chip, with less significant bits representing more accurate code and subcarrier 
phase measurements. The resolution limit of the NCO phase measurements are therefore 0.5 chips / 210 
= 4.88e-4 chips for the code and 1 subchip / 215 = 1.526e-5 sub-chips for the subcarrier. By multiplying 
these phase signals by a scaling factor, pseudoranges can be constructed – the theoretical resolution for 
the code and subcarrier phase measurements equate to pseudorange resolutions of 14.3cm and 4.47cm 
respectively.  
Noise places a limit on the resolution possible from these phase measurements – to assess the magnitude 
of the noise (and hence the accuracy of the pseudoranges) it is necessary to eliminate the influence of 
carrier dynamics (either real or cause by uncorrected biases between transmitter and receiver clocks) 
and leave a code- or subcarrier-only pseudorange. This can be done by subtracting from the raw 
pseudorange the integrated carrier phase (ICP). ICP is the accumulated estimate of the whole and 
fractional carrier cycles from the carrier NCO, based on a phase difference between measurement 
intervals. Since the carrier tracking loop is influenced by noise considerably less than is the code 
tracking loop (carrier jitter is in the order of millimetres) subtracting the ICP from the code phase leaves 
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a pseudorange with noise (and hence jitter) contributions almost exclusively due to code clock errors. 
In exactly the same manner, ICP can be subtracted from the subcarrier to form the SLL pseudorange. 
 
4.4 Tracking software 
The software performs several GNSS-tracking functions that are not pertinent to this research (as only 
the performance of the code tracking channel was being assessed): orbital element fitting, clock 
corrections based on NAV data, pseudorange smoothing etc. were disabled.  
The simplified software flowchart shown in Figure 30 shows the functionality of the SGR software 
directly responsible for operating the tracking channel - the other functions of the software (e.g. 
allocating satellites to internal software channels, orbit prediction, bus communications etc.) are not 
shown. The software collects correlation values, integrated over 1ms, with an interrupt-driven 
mechanism to ensure these are read in a timely manner (i.e. before the next integration period).   
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Figure 30 – Simplified SGR navigation software flowchart 
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4.4.1 Software function description 
After initialisation of the frontends and initial channel set up, the software allocates a different PRN to 
each of the tracking channels according to its defined signal type. The channel is set to acquisition mode 
and the NCOs are set to their acquisition rates. If the channel successfully acquires a signal, the channel 
transitions to tracking mode. Pseudoranges and clock estimates etc. are formed by the software, which 
will then attempt to identify data-bit transitions and synchronise NAV data bits. If sufficient channels 
are locked, the receiver will attempt to form a position solution, correcting the pseudoranges with data 
from the decoded NAV message. 
Concurrent with the tracking process, the software is also handling the correlator interrupts, APB 
communications, reconfigurations of the frontends and packetization and data transfer between the 
receiver and SGR-PC3. 
 
4.4.2 Carrier tracking loop 
Within the hardware receiver, computational cost and processing time of the Buffer-Accumulate task 
must be kept to a minimum to ensure the timing of interrupts and real-time constraints of all software 
tasks are met. Therefore, code and carrier discriminators have been selected as those which have lowest 
computational cost. In the case of the carrier, the FLL uses a normalised cross-product discriminator: 
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where   ˆˆ , ''ˆ   , and a prime sign indicating the value from the previous correlation 
period. 
The PLL uses a decision-directed Costas discriminator. Using DET correlations, the error signal is: 
QIIIII wwe  )sgn(  
)ˆ()ˆ()ˆsin( *  tsqctA  
(4.3) 
where  is the ideal BPSK correlation function and sqc is the cosine (i.e. in-phase) squarewave 
subcarrier. 
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The tracking channels in the SGR use normalised discriminators to immunise the tracking loops from 
the discriminators’ amplitude-dependent gain. For example, the code tracking loops’ dot-product 
discriminator gradient is a function of signal power. 
Carrier tracking loop coefficients are selected assuming a nominal operating SNR of 10dB. Because the 
loops are designed around this fixed operating point, values for loop bandwidth and damping coefficient 
will vary slightly with signal strength. Because of both the simplifications and the fixed-operating-point 
design, loop parameters may not match exactly with theoretically calculated values. 
To further reduce the computational burden, loop coefficients are truncated to an integer power of 2 
e.g. the tracking loop approximates the 1ms integration period as 2-10 (3% error). This simplification 
ensures that computationally expensive division and multiplication operations can be refactored to far 
simpler binary bit-shifts.  
 
4.4.3 Code tracking loop coefficients 
Within the hardware channel, code and subcarrier are tracked with normalised, carrier-aided 1st order 
loops. Loop bandwidth is fixed at 1Hz, with loop normalisation calculated as a function of this 
bandwidth and the discriminator gain. Following [Cahn 1977], the loop update (neglecting carrier 
aiding for clarity) is determined by: 
  DQIIIII
L
S
EMLkk K
wwM
e
B
f
N
T











22
29
1 4
2
ˆˆ
  
(4.4) 
 
where (fS / 229) is the code NCO resolution (29.87mHz), NEML is the number of Early-minus-Late values 
accumulated before the loop is updated (32), M is the normalisation factor (32), e is the code loop error 
and KD is the discriminator gain. The normalisation of the loop removes the amplitude dependence of 
the discriminator gain – the normalising term (denominator) is filtered before being applied so as to 
avoid divide-by-zero errors when signal power is low. 
Setting KD to 1 assumes a purely linear mapping between loop error and signal phase – in practice, a 
dot-product discriminator has a slightly lower gradient and smaller linear region than a power 
discriminator, and therefore this assumption of linearity is valid only for small loop errors – larger loop 
errors will change the loop operating point (loop bandwidth and damping coefficient). 
The application software simplifies the code (and subcarrier) loop coefficients in (4.4) to integer powers 
of two therefore feedback divisor is calculated as: 
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The calculated value for the feedback divisor can be used as a bit-shift factor, thus removing the need 
for computationally expensive division operations. The calculated divisor is 28 for the DET code loop 
and 27 for the subcarrier and BJ loops: the lower value for the latter loops is needed to maintain the 
same 1Hz loop bandwidth given the steeper correlation gradients and hence higher discriminator gain. 
Tests of the jitter performance of the code loops was initially found to be approximately double the 
expected magnitude for a loop bandwidth of 1Hz. The discrepancy was discovered to be due to rescaling 
of the multiplication of local code replicas with the IF samples – in the Zarlink architecture, the product 
of the correlation is rescaled to ±1 – however the multiplicative product between the 2-bit IF samples 
should be ±2. Therefore, the loop discriminator gain KD had to be doubled to compensate for this re-
scaling and bring loop bandwidth back to 1Hz. After this correction was applied, the hardware results 
more closely matched those expected from theoretical equations. 
 
4.4.4 Signal-to-noise estimation 
Signal-to-noise for a given tracking channel is estimated in the software by using a noise floor value, 
fixed at compile-time. This noise floor is an empirical value, obtained by setting a channel to correlate 
a PRN from a satellite that is not visible to the receiver antenna; because this noise floor is obtained 
from the output of a valid tracking channel the noise floor value includes contributions from all noise 
sources in the receiver, including RF frontend and correlator noise. 
Noise floor values are the time averaged value of signal power in the inphase and quadrature ‘prompt’ 
correlators: 
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where wII and wQI are the inphase and quadrature correlations with prompt code correlation, and Tmax is 
the duration of the average. Tmax was chosen to be approximately 5 minutes, equal to 300,000 coherent 
integration periods - equation (4.6) shows continuous time, however in the SGR architecture t is 
quantised to this (1ms) period. 
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For different frontend filter settings and correlator architectures are stored in software and assigned to 
the channels based on the channel allocation; in the case of GPS L1C, the 4.2MHz filter and 3.8724MHz 
IF give a noise floor of approximately 450,000 (absolute cross-correlation power). 
 
4.5 Summary 
This chapter has described the design and function of the SGR hardware receiver, its internal correlator 
structure and provided a functional description of the correlator and software tasks that produce 
correlation values and the formation of pseudoranges. 
  
 63 
 
5 Simulation results 
5.1 Introduction 
This chapter describes the testing that was performed to characterise DET and BJ channel MathCAD 
simulations under variable C/N0 and with one-path multipath, conducted to evaluate the loop 
performance metrics as described in §2.5. These MathCAD simulations were constructed so as to be 
representative of BOC tracking techniques operating in feedback tracking loops. The output 
measurements from these simulated loops were compared against expected results derived from 
analytical results from theoretical equations.  
 
5.2 Simulation channel parameters 
The semi-analytical modelling approach used to create the channel loops closely resemble the hardware 
tracking loops – the integration period is used the time-base from which other update periods are derived 
and loops are updated with feedback error signals derived from the operation of the channel. In this 
way, the simulation channels are able to closely approach the operation of those in hardware and hence 
results from the simulation should be more viable as an assessment of a given channel topology’s 
performance than a purely analytical solution. 
Loop parameters and settings for the simulation channels were set to be as close as possible to those 
preferred values used in the hardware loops found on the SGR-ReSI: 
- Dot-product discriminator for DLL, SLL and BJ loops 
- 1Hz code and subcarrier loop bandwidth 
- C/N0 limit equivalent to 15Hz carrier loop bandwidth. 
- Code Δ of ½ chip [¼ chip for DET SLL and BJ] 
- 1ms integration period. 
- Equivalent two-sided RF bandwidth of 2.5 or 4.2MHz 
- Bump-Jumping threshold set to 11 
 
The simulated channels model only a tracking channel – no signal acquisition system is included. To 
model the channel immediately after the transition from acquisition to tracking modes the loops are 
initialised with a fixed delay error. The hardware SGR is usually expected to acquire a signal to within 
±0.5 chips. To test loops’ response to stress, ±0.75 chips was also used as a ‘worst case’ initial error. 
Simulation time is variable, with 15 seconds (15,000 integration periods) selected as a compromise 
between the physical computing time taken to run the simulation and the settling time of the simulated 
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loop under ideal conditions. The relatively long simulated time allows loops to settle from high initial 
errors while providing enough time for anomalous tracking effects to manifest (e.g. false-positive 
Bump-Jumping corrections). 
The simulation is able to apply corrections directly to the error signal from the loops with essentially 
zero latency - loop update, measurement and correction can all take place within a single sample period. 
The hardware receiver operates with much slower processes for obtaining channel data, latching 
measurements once every 100ms. To more closely model the hardware channel, correction between 
DLL and SLL is not applied in these simulation runs, as the DET does not correct the ambiguous SLL 
estimate directly, and instead uses code and subcarrier loop measurements to create a third, 
unambiguous range estimate.  
The hardware channels are programmed to use a normalised Early-minus-Late signal to steer the loop. 
Since there is no amplitude dependence on the correlation, this is not necessary in the simulation and 
so was not written into the MathCAD programs. 
 
5.3 Tracking jitter vs. C/N0 
Figures below show the RMS tracking jitter for DET and BJ, with the theoretical curves assuming a 
spacing-limited case. In [Blunt 2007] the theoretical jitter for a sine-phased BOC(1,1) signal is defined 
as: 
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Equivalent equations for the DET DLL and SLL are also derived in [Blunt 2007], formulated assuming 
a spacing-limited channel with a loop bandwidth of 0.5Hz. These equations are used to plot the 
theoretical jitter-vs-C/N0 curves below. 
Labelled data points are the root-mean-square value of the delay estimate, rescaled to a pseudorange 
error, with the RMS operation taken across whole period of simulated time: 
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where K is the total number of integration periods k. Because noise is assumed to be Gaussian, the 
standard deviation around the mean can be approximated by the RMS value. 
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Figure 31 - C/N0 vs. ranging jitter, Bump-Jumping channel, 4.2MHz RF bandwidth 
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Figure 32 - C/N0 vs. ranging jitter,  DET channel, 4.2MHz RF bandwidth. 
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jitter exceeding the theoretical value by nearly 30% at 30dB-Hz. The reverse is true for the BJ channel, 
with calculated jitter results being slightly improved with respect to the theoretical curves. The 
magnitude of the difference between calculated and simulation-derived values for the BJ channel is 
approximately 0.05mRMS. Note that the values for SLL jitter in the DET channel are comparable to the 
BJ channel (within 0.1mRMS), confirming that the DET is able to produce the lower jitter result expected 
from the ambiguous BOC correlation, just as BJ is able to. 
Disagreement between the theoretical and measured jitter for the DET code loop may in part be due to 
the simulation loops operating in the ‘transition’ region between the bandwidth-limited and spacing-
limited region equations governing jitter. The theoretical results may therefore be more or less 
‘pessimistic’ than loops operating more definitely within one of these regions, away from the transition 
region. The equation boundaries are shown for a BPSK channel in Figure 33 below. The region at which 
the 4.2MHz case operates highlighted (black circle). In the case of the DLL, at the lowest C/N0 of 30dB-
Hz the averaged jitter obtained from the operation of the simulation is significantly greater than 
expected from the theoretical equation. This outlier data-point is possibly due to the amplitude of the 
noise pushing the error signal into a non-linear region of the discriminator; combined with the error 
coupling from the subcarrier loop, it is likely that the measured jitter is the result of a constant range 
bias, rather than a true measurement of the zero-mean error.  
  
 68 
 
 
 
Figure 33 – Spacing- and bandwidth-limited jitter curves 
(modified from [Blunt 2007]) 
 
 
Greater jitter for DET code tracking channels may be a function of the cross-coupling between delay 
dimensions. While the theoretical curves for the code-loop jitter are formulated assuming no 
contribution from the subcarrier tracking loop, and vice-versa, in practice the DET discriminator surface 
has a definite skew. (Figure 34 shows the colour-mapped surface, with warmer colours indicate positive 
amplitudes, and cooler colours represent negative amplitudes) 
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Figure 34 –Two-dimensional BOCs(1,1) correlation surface 
 
If the noise present on one loop is of sufficient magnitude, this will couple into the other and as a result 
measured jitter in the loop may rise beyond the value expected from a given noise density. 
A divergence from the theoretical equations and the simulated results may also be due to the slight 
distortion of the -shape of the code correlation. [Winkel 2003]. As result of this non-ideal- shape, 
the correlation characteristic will produce a different linear region in the discriminator, influencing the 
mapping between C/N0 and jitter. 
 
5.4 Multipath error envelopes 
As well as operating the simulation channels with multipath interference, an analytical solution for 
producing multipath error envelopes was programmed to compare the theoretical results governing 
qI A B
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multipath performance with the performance from simulated loop operation. This was done to examine 
the differences between and idealised channel performance under multipath and the more realistic 
operation of the loops – this is an especially important check for the DET, since the coupling of errors 
between loops was not coded into the analytical envelope subroutine. 
The analytical subroutine continuously varied the multipath delay (MP) while detecting the offset 
introduced into the zero-crossing (tracking point) of the discriminator. The zero crossing point of the 
discriminator function was found with the built-in MathCAD root-finding function, solving for  the 
equation 
  0)(
5.05.0
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 MPMP
tr

  
(5.3) 
 
For the DET code tracking loop, initially the root finder limits were left undefined – this allows 
MathCAD to find any roots across the entire span of the function. In practice it was found to be 
necessary to restrict the root-finder to within a half-chip of the ideal zero crossing, as at certain multipath 
delays, an additional zero-crossing was created in the code discriminator around 1 chip from the true 
zero – see figure below. 
 
 
Figure 35 - DET dot product code discriminator, {+0.5, 0.5 chips} multipath 
 
The ambiguity of the BJ discriminator required the root-finding limits be restricted still further to within 
0.25 chips of the origin, since for several multipath delays the BJ discriminator is distorted enough to 
significantly reinforce the existing false-locking points – see below. 
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Figure 36 - Multipath distorted BJ correlation, {-0.5, 0.75 chips} 
 
The analytical method for obtaining error envelopes is naturally much faster than gathering time-
averaged data from the loop simulation. However, the envelopes produced for the DET channel are only 
‘ideal’ error envelopes: as identified in [Blunt 2007] and [Hodgart&Simons 2011] the DET correlation 
surface is not perfectly orthogonal, with noticeable coupling between DLL and SLL dimensions. The 
analytically-derived envelopes do not include any influence from the opposing loop, i.e. the DLL error 
is influenced only by the multipath distortion of the code correlation, with no contribution from the 
multipath offset of the subcarrier discriminator. 
The difference between the analytically- and loop-derived DET envelopes is striking, as can be seen in 
section below. Especially noteworthy is the analytical multipath envelope for the DET code loop, which 
shows almost zero error for multipath delays below 0.2 chips. 
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Figure 37 - Analytically derived error envelope, DET code 
 
 
 
 
Figure 38 - Analytically derived error envelope, DET subcarrier 
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Figure 39 - Analytically derived error envelope, Bump Jumping channel 
 
5.4.1 Loop-derived error envelopes 
To create multipath error envelopes derived from normal operation of a channel, the loop error was 
averaged over the whole span of simulated time, minus an initial settling period as the loop converged 
towards the multipath error. This settling time was chosen empirically to be approximately 2 seconds. 
To ensure that only bias contributions were from multipath, noise samples were not included. 
As with the analytically derived envelopes, the multipath-induced offset from zero (i.e. the ‘true’ zero-
error tracking point) was scaled to meters and plotted as a function of multipath delay. The loop-derived 
envelopes for BJ and DET channels are shown below. Immediately obvious is the difference between 
analytical and loop-derived envelopes for the DET code tracking loop. There is very close agreement 
between the analytically- and loop-derived envelopes for the BJ channel. The single delay dimension 
for BJ channels, which is fully modelled by the analytical solution, accounts for the lack of difference 
between the loop- and analytically-derived envelopes.  
The divergence between the analytical and loop-derived DET envelopes, caused by the cross-coupling 
between delay dimensions, is clearly shown if the third excursion of the SLL envelope is examined in 
detail. The analytical envelope for the SLL exhibits no significant multipath error beyond 1.05 chips 
multipath delay – any multipath bias introduced beyond this delay must therefore be a result of the 
cross-coupling between delay dimensions. This is confirmed as the shape of the loop-derived envelope 
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closely matches the shape of the envelope for the DLL, but compressed in amplitude by approximately 
10:1. This ratio is close to the magnitude of the skew between dimensions of the correlation surface. 
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Figure 40 - Loop-derived Bump Jumping MEE 
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Figure 41 - DET code tracking (DLL) multipath error envelope 
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Figure 42 - DET subcarrier tracking (SLL) multipath error envelope 
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Figure 43 - Zoomed section – DLL error 
 
 
Figure 44 - Zoomed section – SLL error 
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5.5 Loop pull-in under stress conditions 
Pull-in time – that is, the time for the loop to attain a steady-state value from an initial error - can be 
determined from initial error and final settling values. In simulation, where noise can be deactivated, 
the pull-in time can be accurately measured as the initial and settling values are well defined. The 
measurement interval of the hardware receiver, however, makes it difficult to measure the period 
between the transition from acquisition to tracking modes and/or the code phase at the beginning of 
tracking and at the settling point. Measurement of settling time in the hardware receiver is also 
necessarily subject to uncertainty because of the presence of thermal noise. These limitations mean that 
a more qualitative assessment was used to allow fair comparison between hardware and simulation 
channels. 
Pull-in tests for simulated channels were conducted under 1-path multipath with initial errors of both 
±0.5 and ±0.75 chips. Results showed that for most multipath delays, both the DET and BJ are able to 
reliably pull in from ±0.5 chips initial error. At positive amplitude 0.45 chips delay multipath, however, 
a false-locking point is created in the DET code discriminator. When initial error is above 0.5 chips, the 
DET code channel will track toward this false tracking point at approximately 300m (1.05 chips) error 
– see figure below. 
For many multipath delays, the loop pull-in time is increased – this is due to the interference flattening 
the gradient of the discriminator and therefore the loop feedback signal remains very close to zero for 
a significant time.  
 
 
Figure 45 - DET dot-product discriminator, {+0.5, 0.45} multipath 
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Figure 46 - DET multipath bias under multipath (+0.5, 0.6 chips) 
 
 
Figure 47 - DET false lock (code loop) under multipath (+0.5, 0.6 chips) 
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Testing showed that both the DET and the BJ channels are vulnerable to a narrow range of multipath 
delays which introduce enough distortion into the correlation function to appreciably increase the pull-
in time of the loop and, with large initial errors, cause false lock. This is an especially significant result, 
because the  DET has no correction mechanism as does the BJ, and so any false locks would remain 
uncorrected as long as the multipath interference remains constant. For BJ channels, a long time may 
elapse before the jumping mechanism applies a correction, but generally this correction is eventually 
applied. Low C/N0 actually aids the pull-in process in this case by disturbing the loop away from the 
false-locking points. 
 
5.5.1 DET channel pull-in from high initial error 
The failure of the DET to acquire the correct tracking point under specific multipath delays is naturally 
exacerbated when pulling in from the stress value of ±0.75 chips. Tests under multipath with this initial 
error showed that both DLL and SLL were, as before, able to reliably pull-in across most of the range 
of multipath delay – however, for a small range of multipath delays (positive amplitude, 0.5 to 0.7 chips 
delay) the code tracking loop locks to a false tracking point approximately 1 chip from the true tracking 
point. The DET has no method to correct for such gross errors and so continues to track with this offset. 
At several specific multipath delays, the DET code loop is prone to these false locks even when initial 
error is relatively low. 
 
5.5.2 Bump Jumping pull-in from high initial error 
The Bump Jumping channel performed reasonably well for most multipath delays, however when the 
initial error was ±0.75 chips some multipath delays were able to upset the correction mechanism and 
introduce long delays before a jump was applied – in some cases, a false-positive correction was 
applied, shifting the loop away from the true tracking point. Under some multipath delays, this false 
correction also moved the channel towards a discriminator region with very low gradient and hence the 
loop remained in false lock condition for the remainder of the simulated time.  
For all multipath delays, when initial error was kept below 0.75 chips the performance of the BJ channel 
was considerably improved, with no false-positive corrections and rarely tracking false-locking points. 
Long pull-in times remained, however - in those cases with significant low-gradient regions of the 
discriminator, the BJ channel took several seconds before the correction mechanism forced the channel 
to ‘jump’. 
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Figure 48 - Bump-Jumping channel pull-in, {+0.5, 0.85 chips} multipath 
 
 
 
Figure 49 - Bump-Jumping channel pull-in, {-0.5, 0.75 chips} multipath 
 
5.6 Summary of simulation results 
The DET is vulnerable to false lock under one-path multipath distortion – specific multipath delays can 
produce low-gradient regions of the code discriminator which are close to valid tracking points of the 
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from converging towards the true delay error. This is especially true for high initial errors (±0.75 chips), 
however it is also possible even at the lower initial error of ±0.5 chips for some specific multipath 
delays. When initial errors are below ±0.5 chips this problem of loop ‘sticking’ is completely 
eliminated, as it is when C/N0 is low enough that the jitter is of sufficient magnitude to disturb the loop 
away from these regions of low gradient. 
The Bump-Jumping channel is also prone to this ‘sticking’, and because of the ambiguous discriminator, 
some multipath delays can exacerbate the slowing of the loop pull-in and increase the chance of a false-
positive correction away from the true tracking point. However, operation of the correction/jumping 
mechanism means that except for very few multipath delays, the loop will generally correct towards the 
valid locking point. The time taken for this to occur, however, is a function of the jumping threshold – 
if this threshold is set for minimal false-positive corrections even with low C/N0, the time taken to 
correct a false lock may be considerable. 
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6 Hardware Results 
6.1 Experimental setup 
Hardware testing and channel characterisation, using the SGR-ReSI, was initially conducted using the 
E1 signals transmitted by the first of the Galileo satellites, GIOVE-A. Live-broadcast GIOVE-A signals 
were selected because, at the time of testing, they were the only source of BOC modulated signals and 
the spreading code was shift-register based – this allowed for only minimal refactoring of the existing 
C/A channel correlators. Transmissions from GIOVE-A were recorded using a pre-existing VT-4 
‘datalogger’ image, capable of storing up to 60 seconds of 2-bit IF samples. The datalogger system is 
also able to ‘play back’ logged samples, passing them into the correlator structure as though they were 
live signals from a frontend. Logged data files could also be read out across the RS232 interface through 
SGR-PC3 for post-processing, e.g. using the MATLAB software receiver. The recording and playback 
of IF samples was necessary when using the GIOVE-A signal since high elevation passes (where 
Doppler frequency is lowest) were infrequent and often at inconvenient times. 
After the main payload transmitter of GIOVE-A was deactivated in 2012, the correlator structure was 
again re-designed to operate with GPS L1C stored-memory codes – see §4.3.2 
 
6.2 GIOVE-A signal handling 
To facilitate channel acquisition during playback, the GIOVE-A signal recordings were processed using 
the MATLAB software receiver to establish the carrier Doppler and code offset. These values were then 
hard-coded back into the correlators’ structure before the data was replayed. Despite this aiding, 
significant problems were encountered when using logged GIOVE-A data – chiefly the limited duration 
of signal the channels were able to track: the total duration of a signal record was 60 seconds. This 
prevented fair characterisation of the tracking channels, with particular impact on jitter measurements, 
since long-term averaging was impossible. The limited duration of data-logs also prevented proper 
testing of the channel with different C/N0 values. Gathering of longer log files was attempted, but 
although mass-memory on-board the SGR-ReSI was theoretically able to store up to 3 minutes of 
frontend samples, the transfer of these files to SGR-PC3 was unreliable. SGR-PC3 runs on a Windows 
PC and the non-real-time nature of communications between the SGR-ReSI and the SGR-PC3 process 
on the computer meant that, occasionally, several contiguous samples were lost and therefore the signal 
was disturbed. Both the software and hardware receivers were unable to maintain lock with this sort of 
sudden discontinuity. Due to the serial search used on the SGR-ReSI multiple re-acquisitions were not 
possible before the end of the log file was reached. 
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As the Galileo signal structure was further developed following the success of GIOVE-A, the E1 signal 
was redefined to use ‘random’ (memory) codes [Avila-Rodriguez 2006]. To accommodate this change, 
redesign of the correlators was needed to receive signals from the first two IOV satellites, launched in 
October 2011 (a second pair of IOV satellites were launched a year later). Although the redesigned 
correlators were functional, live broadcasts and the limited data-logs were unsuitable for the desired 
characterisation tests, and so a GNSS simulator was instead selected as the signal source for testing. 
The correlators were further modified to allow the use of the signal simulator output. 
 
6.3 GNSS signal simulator 
To avoid the problems caused by the time-limited GIOVE-A datalogs, the Spirent GSS8000 signal 
simulator was used as a signal source; the revised experimental setup is shown in Figure 50. The Spirent 
simulator is able to generate representative RF signals that can be passed to a receiver as though they 
were live sky broadcasts. The simulator can alter parameters including constellation time, control of 
PRN allocations, transmitted power, ratios between signal components (for power-sharing 
modulations), presence of NAV data, receiver dynamics e.g. modelling a receiver in LEO, and can even 
alter the orbital elements of individual satellites in the GNSS constellation. These parameters are all 
combined into a definition known as a scenario. 
 
 
Figure 50 - Experimental setup with signal simulator 
 
With the revised setup, usable data were more easily obtained under defined test conditions. For testing 
the hardware DET and BJ channels, L1C signals were used: Galileo signals were not available from the 
simulator: the GSS8000 is composed of several submodule ‘cards’, each dedicated to a specific GNSS 
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constellation. SSTL’s simulator, at the time of writing, contains only the card which generates US 
NAVSTAR (GPS) satellite signals. However it is able to simultaneously produce the  and modernised 
L1 signals, including the L1C signal expected from Block III GPS satellites – the full L1 spectrum is 
shown in Figure 51 below. 
 
 
 
Figure 51 - L1 signal plan  
(from [Navipedia 2013]) 
L1C is intended as a civilian signal and comprises data-modulated and pilot components, using 
BOCs(1,1) and TMBOC(6,1,1/11) modulations respectively. The effective power in the secondary 
(6MHz) TMBOC component is 1/11th that of the total - the L1C pilot signal is therefore interoperable 
with the Galileo E1 OS signal, which uses CBOC(6,1,1/11) modulation. Power-sharing between the L1C 
signal components is asymmetric, with 75% of carrier power devoted to the pilot channel. During 
testing, it was found favourable to enable only the BOC(1,1) data component. To compensate for the 
simulator generating only the this component, an offset of -1.81dB was applied to the L1C signal to 
bring the overall amplitude in line with the expected power distribution. 
 
The L1C data-modulated component uses a 10,230 chip code (submodulated with a square-wave 
subcarrier) to spread 100sps NAV data bits. The dataless pilot component uses a satellite-unique 
secondary code with a chip period equal to the bit period on the data channel – thus the data and pilot 
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components both contain 10ms code-inversions. Because L1C codes are 10,230 chips long and clocked 
at the L1 C/A chipping rate of 1.023MHz the 10ms code period exactly matches the data/secondary 
code transitions. 
To test the DET and BJ hardware channels, a terrestrial simulator scenario – with the receiver modelled 
as located on the ground in Guildford – was modified so that an L1C signal was transmitted from two 
GPS satellites co-located in a 0W GEO slot (i.e. directly above the equator, longitude 0). By co-
locating the transmitting satellites in GEO, all absolute and relative dynamics are theoretically removed, 
meaning pseudoranges and SNR will (ideally) be constant throughout the simulation. Two satellites 
with different PRN allocations were used so that one receiver channel could be used as a reference for 
the others. The full L1 band was transmitted, allowing for C/A-to-L1C comparison measurements. 
Since the integration period for the SGR-ReSI was fixed at 1ms, and only uncorrected pseudorange 
measurements were being investigated, the correlators designed for L1C did not attempt to decode NAV 
data or synchronise a secondary code. 
 
6.3.1 L1C codes 
The L1C codes themselves are modified Weil sequences, padded with a fixed 7-bit sequence (necessary 
since 10230 is not prime). While the resulting code sequences are technically deterministic – see Figure 
52 – it is computationally expensive to implement the algorithm to generate them, as they are formed 
with Legendre sequences and rely on prime number manipulation. Instead, pre-calculated sequences 
have been selected for optimal cross-correlation properties, and from these sequences the satellite PRNs 
have been selected for use as L1C stored-memory codes. 
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Figure 52 – L1C code construction 
(from J. Rashanan, “The L1C spreading and overlay codes”, Mitre Corp) 
A MATLAB script was written to generate specific PRNs for the memory-code VHDL structure. The 
binary chip-patterns were then initialised into the block-RAM of the VT-4 channels.  
Channel performance, as derived from logged data tracking L1C signals from the simulator, is outlined 
below. 
 
6.4 Confirmation of dimensional skew of DET correlation surface 
A correlation surface was constructed in MATAB produced from recorded IF data from the SGR-ReSI 
acting as a datalogger. The IF samples were recorded from a GIOVE-A transmission.  
Multiple correlations were produced between recorded IF samples and a local replica signal whose 
relative code delay and subcarrier phase are determined by their coordinates relative to the centre of the 
graph, defined as zero code delay and subcarrier phase (determined at signal acquisition). The method 
of reconstruction is show schematically in Figure 53 below. 
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Figure 53 – Correlation surface reconstruction schematic 
Figure 54 below shows the reconstructed correlation surface, spanning a delay of ±1 code chips (y-axis) 
and ±2 sub-chips (x-axis). The IF samples for this correlation were logged with a frontend bandwidth 
of 4.2MHz. 
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Figure 54 – Reconstruction of BOCs(1,1) correlation surface from IF samples 
 
The effects of thermal noise and distortion is visible, but overall the surface produced is very similar to 
that from the MathCAD simulations and shows the distinctive skew across code and subcarrier 
dimensions, demonstrating that the code-subcarrier skew is a real effect. 
 
6.5 Correlation function vs. RF bandwidth 
Data logs were used to characterise the effects of the frontend IF filter on the correlation function. 
Figure 55 and Figure 56 show the MAX2769 filter’s characteristics (using Welch’s Method on an FFT 
of frontend samples) for the two bandwidth settings used.  
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Figure 55 – MAX2769 filter characteristic, 2.5MHz bandwidth 
 
 
Figure 56 - MAX2769 filter characteristic, 4.2MHz bandwidth 
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The shape of the BOC correlation function was reconstructed in MATLAB by post-processing the IF 
samples from logged data files. A noticeable difference between the two bandwidth settings is visible 
in Figure 57 and Figure 58. The SGR-ReSI default (2.5MHz) shows a distinct inequality between side-
peak amplitudes; the wider 4.2MHZ case has an improved symmetry and ‘sharpness’. To create these 
plots, an array of local replicas was constructed with code delay varying from -2 to 2 chips delay relative 
to the code-phase of the IF signal as determined at signal acquisition. 100 correlations between each 
element of the array and the IF samples was performed, and the average of these 100 correlations used 
as the correlation function data point – the averaging operation smoothed the thermal noise disturbance 
of the correlation amplitude. 
Note that both DET and BJ hardware channels were able to acquire and track with both frontend 
bandwidth settings, however a noticeable pseudorange bias - caused by the asymmetry between Late 
and Early correlations - was present on channels with 2.5MHz bandwidth.  
The offset of the zero-crossing of an Early-minus-Late discriminator (known as the S-curve bias) can 
be seen in IF data. The discriminators are formed with same process as the correlation functions above. 
In Figure 59, the zero-crossing offset is ~0.15 chips. This distortion would produce a pseudorange bias 
of ~45m. Compare the discriminator reconstructed from samples with 4.2MHz, which has a 
discriminator bias of less than 0.06, equal to a pseudorange bias of less than 15m. 
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Figure 57 – BOC correlation (2.5MHz reconstruction) 
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Figure 58 - BOC correlation (4.2MHz reconstruction) 
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Figure 59 - EML S-curve, 2.5MHz case, GIOVE-A data 
 
 
Figure 60 - EML S-curve, 4.2MHz case, GIOVE-A data 
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The difference in correlation side-peaks also produces a difference in discriminator gradient, meaning 
that SNR estimates and loop parameters may also be affected – this can be seen by examining the 
estimated C/N0 from the software receiver. Measurements from the code loop, in the 2.5MHz case, 
show a mean difference between the estimated Early and Late code estimates of 4.5dB. With the wider 
4.2MHZ bandwidth, the mean difference is reduced to <2dB. 
 
 
Figure 61 - Software receiver tracking results (DET), 2.5MHz case, GIOVE-A data 
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Figure 62 - Software receiver tracking results (DET), 4.2MHz case, GIOVE-A data 
 
6.6 Early-Late spacing bandwidth limit 
To evaluate the effect of the limited bandwidth on the hardware channel, timing jitter was measured 
against C/N0 for a Δ of ½, ¼ and 1/8 chip. The DET code-tracking loop was selected, as this channel is 
most robust to a wide range of  values. DET channels were initialised with Δ = ½, and after successful 
acquisition, Δ was adjusted via the SGR-PC3 debug interface. 
The resulting data, shown in Figure 63, are (as for the jitter measurements in §5.3) 5-minute averages 
of RMS pseudorange error relative to a reference channel, logged after the loop had acquired and settled. 
Plotted theoretical curves using the “spacing-limited” equation are also shown. There is once again 
strong agreement between hardware and theoretical results at high C/N0 when  = 1/2.  
Theory suggests there should be no improvement in jitter performance when Δ is reduced below the 
reciprocal of front-end bandwidth (i.e. the lower-bound limit of 1/BRF). As is visible in Figure 63, there 
is a very slight decrease in RMS jitter when Δ is decreased from ¼ to 1/8, more noticeably at low SNR. 
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This may be accounted for by the non-ideal frontend filter – examining the filter characteristic (Figure 
56) shows the uneven roll-off of the filter which extends the 3dB bandwidth to approximately 5.5MHz 
– hence a very small improvement is possible as  is reduced. 
 
Figure 63 –DET code loop jitter as a function of Δ 
 
6.7 Hardware jitter comparison between BJ and DET channels 
Characterisation of the code jitter on BJ vs. DET channels was performed with the simulator signal 
source. Absolute transmitted power was varied from -135 to -115dBm, thus varying the receiver 
(estimated) SNR between 5 and 30dB. Although 5dB was calculated as the PLL tracking lower limit 
assuming a 15Hz loop bandwidth, in practice it was found that the channels were unable to reliably 
maintain carrier lock at SNRs lower than ~7dB (C/N0 ≤ 36dB-Hz). SNRs higher than 28dB also cannot 
easily be tested, since when very strong signals are correlated, the resulting values can overflow the 32-
bit integers used to store the accumulations, leading to erroneously low feedback signals and incorrect 
loop operation. 
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Although modelled as geostationary, some Doppler offset and transmitter motion was still present in 
the logged data – this is due to the non-corrected receiver clock, introducing a small bias into the local 
IF and code-rate. As a result, the code drifts slightly with time. To remove these and any other residual 
dynamics, the integrated carrier phase is subtracted from the measurements, leaving code and subcarrier 
with (ideally) zero dynamics – see §4.3.9 
To obtain channel jitter measurements, the channels were tested as follows: after successful acquisition, 
the channels were allowed to track for 5 minutes, while code (and subcarrier) phase and integrated 
carrier phase were logged. This process was repeated over the desired range of SNRs in the receiver 
channels. After post-processing to remove the dynamics, the standard deviation and mean of the 
resulting pseudoranges formed the data points, plotted as a function of receiver (estimated) SNR. 
The DET and BJ channel results produced (with a frontend bandwidth of 4.2MHz) are shown in Figure 
64 below. 
 
Figure 64 - Hardware jitter curves, DET code loop, subcarrier loop  and BJ  
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Dashed lines in Figure 64 are curves plotted from the theoretical jitter equations, assuming a spacing-
limited case and 1Hz loop bandwidth. 
There is very close agreement between theory and hardware results for both the DET code (DLL) and 
subcarrier (SLL). The Bump-Jumping channel, however, shows a more significant difference between 
theoretical and experiment results, especially at low SNR. This may be due to the small differences 
between theoretical and practical loop bandwidths, due to the power-of-two simplifications as described 
in equation (4.5) and the consequent alteration of loop parameters at different channel SNR. Asymmetry 
of the correlation shape may also introduce a bias that artificially increases the average value of the 
RMS jitter. 
 
6.8 Multipath error envelopes 
One-path multipath was modelled by adding to the main transmission a second signal of a fixed delay 
(rescaled to code-chip duration) with -3dB power relative to the main signal and with either 0 or 180 
carrier phase shift (thereby imparting either positive or negative amplitude to the multipath 
interference). 
As for jitter measurements, the receiver channels were set up, allowed to acquire and settle, then logged. 
To construct multipath error envelopes from hardware channel data, the logs were post-processed in 
MATLAB as before by subtracting integrated carrier phase from the code phase to remove dynamics, 
leaving only pseudorange residuals. Error-envelope data were obtained by subtracting the average 
pseudorange of a reference channel (with no multipath distortion) piecewise from the multipath 
distorted channel’s pseudorange. The result thus produced is the pseudorange offset between a given 
channel and a fixed (multipath-free) reference channel. The mean of the resulting pseudorange offset 
forms a single error envelope data-point. 
The reference channel (with no multipath distortion) used for characterisation was an unmodified C/A 
channel. To confirm the proper functioning of the post-processing MATLAB script, a C/A channel with 
multipath was first tested. The multipath envelope derived from this channel (with both positive and 
negative half-amplitude multipath, swept from 0.05 chips to 1.5 chips relative delay) is shown below. 
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Figure 65 - C/A channel multipath error envelope (Δ = ½) 
 
The outline of the envelope closely matches the expected result for a ‘narrow’ PSK channel. The limited 
RF bandwidth accounts for the slight smoothing of the envelope compared to the theoretically derived 
envelope. 
The envelope-generating process was repeated for DET and BJ channels. The results are shown below. 
Close agreement is obvious between loop-like simulation results and hardware derived envelopes, 
however there is a constant offset from the reference C/A channel of approximately -4m for the DET 
code and -2m for DET subcarrier and BJ. This error (equal to a delay of ~0.21 samples) may be 
accounted for by a small (and uncorrected) inter-correlator bias. These biases are the result of small 
differences in the signal delay of different correlator structures, and may be contributed by e.g. signal 
path differences through the FPGA fabric, read/write delays from RAM vs. shift-register based code 
chip retrieval etc. Since these biases are generally fixed at compile-time, they can be calibrated out in 
the software – however the functions to automatically handle this correction were disabled so that an 
assessment of the hardware channels could be performed.  
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Figure 66 – Hardware derived DLL error envelope,  = ½ 
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Figure 67 - Hardware derived SLL envelope, S = ¼ 
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Figure 68 - Hardware derived BJ error envelope 
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6.9 False-lock in hardware channels 
As in the simulation, hardware channels were able to acquire and track false-locking points along the 
discriminator distorted by multipath. Tracking results including a falsely-locked BJ channel are shown 
below in Figure 69. Note a false-positive correction has been applied (around sample number 40), 
moving the BJ channel away from the correct tracking point. 
 
Figure 69 - BJ pseudorange showing false lock 
(blue channel = reference, red channel = locked with multipath offset (~6m), black = false-locked) 
This result is a rarity, however. Most often all BJ channels achieved correct lock during the acquisition 
phase – only very seldom did a channel acquire at a false tracking point, and often those BJ channels 
that were locked at false-tracking points would be corrected towards the true tracking point very quickly 
– see Figure 70 below, which shows a BJ channel with a false-lock condition being corrected very soon 
after acquisition (y-axis is code delay, normalised to a code chip period). 
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Figure 70 – BJ false lock and correction 
False-lock was a much more significant problem for the DET channels because they lack the correction 
mechanism of the BJ channels. Characterisation tests showed that of 10 DET channels, initial 
acquisition when the signal was distorted by multipath was less reliable and false locks occurred nearly 
as often as a missed acquisition. While this is potentially a function of the single-look acquisition 
system, for low-cost or low-computational-overhead receivers, this effect give cause significant delay 
before a navigation fix can be obtained. The multipath for these tests was chosen as the worst-case 
{+0.5, 0.6}. 
 
TRIAL No. channels locked No. false locked No. not locked 
1 7 1 2 
2 6 2 2 
3 7 2 1 
4 5 3 2 
5 7 0 3 
6 5 0 5 
7 3 4 3 
8 5 1 4 
9 8 2 0 
10 7 2 1 
TOTAL 60(%) 17(%) 23(%) 
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6.10 Hardware results summary 
There is strong correspondence between results derived from both the hardware receiver and from the 
MathCAD loop simulations. Conformity of results for values for RMS jitter and multipath error-
envelope shapes confirm the validity of using loop-like semi-analytical models to characterise GNSS 
tracking loops, and further confirms that the DET subcarrier is able to produce thermal-noise jitter and 
multipath results comparable to those of a BJ channel. 
False-lock conditions under multipath distortion exist in hardware channels, though the BJ mechanism 
is able to correct these more readily than the DET. Hardware implementation shows the  DET channel 
is able to exhibit false-lock when operating with fixed multipath distortion. Both types of channel are 
vulnerable to biases when frontend bandwidth is lower than 4MHz, however the BJ is more likely to 
produce higher pseudorange biases with non-ideal frontend filters. 
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7 Extensions and Updates to the DET 
7.1 Introduction 
As identified using MathCAD simulations and hardware channels, static multipath interference can 
produce a false-lock condition in a DET channel. This was not initially thought possible – the integrity 
of DET was presumed to be higher than a comparable BJ channel because of the latter’s potentially 
long delay before a false-lock correction is applied, in addition to the BJ channels’ requirement for 
sufficient SNR to distinguish between valid and invalid tracking points [Blunt 2007]. Investigation 
undertaken for this research shows that the assertion in [Blunt 2007] is incorrect, and in fact a DET 
channel tracking BOCs(1,1) with one-path multipath distortion is capable of maintaining a false-lock 
condition. This has been confirmed in simulation and hardware. 
To increase the robustness of the DET, modifications and additions have been proposed 
[Hodgart&Simons 2011]. These modifications and an assessment of their performance are detailed in 
this chapter. 
 
7.2 Discriminator distortion in the DET 
A false-lock point can potentially be artificially introduced into any discriminator, simply by adding a 
multipath signal with a relative delay that places it beyond the extent of the direct signal correlation – 
see Figure 71. In this case, a-priori range information would allow the receiver to discard a pseudorange 
derived from the multipath signal. 
 
Figure 71 – Multiple correlations caused by long-delay multipath 
 
The more general case is where one-path multipath is considered over a limited range of relative delay 
where the multipath and direct signals overlap and cannot be separated. Since one-path multipath delays 
must always be causal - that is, the relative delay must always be positive since the longer signal path 
of the reflected signal cannot arrive before the direct signal - the maximum region of overlap between 
the direct and reflected signals is therefore twice the extent of the correlation. Only multipath with a 
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relative delay below this value is considered valid. Signals with larger delays do not overlap and hence 
no power from the reflected signal is present in the direct signal. 
Examining the DET code discriminator under multipath distortion shows that, despite the unambiguous 
correlation function, some specific multipath delays can give rise to low-gradient regions or false 
tracking points – both of which have been found to potentially lead to a false-lock condition in the DET 
channel: the combination of low-gradient or false-locking regions in the code discriminator, the periodic 
subcarrier discriminator and high initial loop error (>0.5 chips) produces a condition in the DET 
whereby the subcarrier loop can achieve lock relatively quickly while the code loop remains close to its 
initial error and does not converge towards the true lock point. When both loops are thus locked – i.e. 
the feedback error signal is zero – there is no way for the channel to establish from either loop that the 
code loop is tracking at a false-lock point. This condition can remain for as long as the multipath remains 
static or the loops are undisturbed, e.g. by a high noise transient or sudden discontinuity in the signal. 
If the loop does remain undisturbed the range measurement average, produced using the two estimates 
(see §7.4 below) will converge towards the (incorrect) code loop estimate. This problem can be 
illustrated by overlaying the multipath-distorted code and subcarrier discriminators. 
 
 
Figure 72 – Distorted code and subcarrier discriminators 
 
Figure 72 shows code and subcarrier discriminators (both dot-product) produced from a BOCs(1,1) 
correlation with positive-amplitude, 0.55-chip delay multipath.  for DLL and SLL are ½ and ¼ 
respectively. A false tracking point in the code discriminator is visible at approximately +1 chip delay, 
where there is almost no delay difference between this false-lock point and a subcarrier tracking point. 
Note that the periodic nature of the subcarrier discriminator means that both positive- and negative-
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gradient zero crossings are points at which the loop receives zero feedback error signal and therefore 
must be considered potential tracking points – the false-lock condition described can occur when a 
suitably low-gradient region of the code discriminator overlaps with either valid or ‘pseudo-lock’ points 
of the subcarrier loop. These points’ instability means the subcarrier error should tend to track, albeit 
more slowly, away from the invalid points towards valid tracking points – however the cross-coupling 
between loops sometimes disrupts this action. 
 
7.3 Multipath mitigation by varying  
Multipath error is strongly determined by  - this is clear from multipath error envelopes plotted for a 
single channel with different , as in Figure 73. 
 
 
Figure 73 - Error envelopes for C/A channel with different  
(redrawn from [Blunt 2007] 
The magnitude of multipath error can therefore potentially be reduced by using a narrow , assuming 
sufficient RF bandwidth and sample rate to handle this value. However, narrow  also reduces 
discriminators’ pull-in range, meaning channels are more prone to transient upsets and acquisition must 
be more accurate (thereby increasing either acquisition time or complexity). It naturally follows that a 
channel could be initialised with a wide  value, creating a discriminator with a wide pull-in region 
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(reducing the burden on the acquisition system) then transition to a narrow  once code lock is 
established. A patent [van Dierendonck 1996] was granted for a receiver channel with a programmable 
 spacing, designed to facilitate this wide-then-narrow technique. The sample rate described in the 
patent is ~20MHz, hence  is described as being selected in multiples of 1/20th chip. The patented 
system assumes code-only modulations, and implicitly assumes that the discriminator remains 
unambiguous over the entire range of  up to 1 chip. Although potentially useful for reducing the error 
magnitude from multipath, such a system is less applicable to a BOC channel since the  is generally 
restricted to less than span of the central correlation peak – that is, for BOC(1,1)  should be less than 
½ chip; reducing  much below this value is unusual except for high-precision or specially designed 
multipath-mitigating discriminators. 
Programmable  alone does not offer an immediate solution to the problem of multipath-induced false-
lock – if a DET channel is false locked as described above, narrowing the code-loop  is unlikely to 
influence this condition, since the subcarrier  is unchanged and hence the SLL remains unchanged, 
and the low (or zero) gradient regions of the code discriminator may remain except for significant 
changes in , and such changes may upset the loop enough to lose lock entirely. BJ channels will also 
seldom benefit from narrowing  if the channel is false-locked on a side-peak, since this will, in a finite-
bandwidth case, merely reduce the difference between Early and Late correlations due to the rounding-
off of the correlation peaks. The fixed-spacing of the BJ measurement correlations (Very Early/Very 
Late) will not be influenced by changes in  and therefore if a suitably distorted BJ channel is false-
locked, it will likely remain so until and unless the jumping mechanism is able to detect the bias.  
To mitigate the effects of multipath in the DET, an adaptive- system has been conceived, whereby  
is initialised sufficiently wide so that the discriminator has a wider quasi-linear region that encompasses 
the region of multipath distortion; as the loop converges,  is also gradually reduced towards a nominal 
narrow value. As long as the discriminator remains unambiguous over the entire range of , and  
converges faster than the code loop, the channel will theoretically converge to the unambiguous tracking 
point with minimal multipath error, since as  converges, the bias caused by multipath approaches zero. 
False-locking points are theoretically mitigated by having the discriminator characteristic change over 
time at a different rate than the loop convergence.  
Altering  dynamically requires control by a decision algorithm, most likely running on the processor 
handling receiver operations. The decision process may simply reduce the  linearly over time based 
on an assumed loop settling period, or may be updated based on an estimate of the multipath 
environment. A simple proposed control system (implemented and tested for this research) for the 
adjustment of  is a natural product of a second proposed addition to the DET, itself used to improve 
the measurement-taking process from the channel. This process is outlined below. 
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7.4 Improved DLL-to-SLL correction 
The DET channel leaves the ambiguous SLL estimate uncorrected and forms an unambiguous 
pseudorange estimate from the normalised difference between DLL and SLL estimates: 
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where 
ˆ  is the corrected estimate, *ˆ  is the subcarrier estimate, ˆ  is the code estimate and TS is the 
subchip period. The process, implemented in MathCAD, is illustrated in Figure 74 below – note that 
the x-axis is scaled in “loop iterations” – within the simulation, these are exactly equivalent to a coherent 
integration period. The discontinuities present in the corrected estimate occur because the MathCAD 
simulation is set up to apply the measurement calculation periodically, mimicking the periodic 
TakeMeasurement() software task on the SGR hardware receiver. 
 
Figure 74 - Pseudorange correction operation 
(redrawn from [Blunt 2007]) 
A new system is proposed that, rather than periodically performing this calculation to form an 
unambiguous pseudorange, instead forms the pseudorange directly from the higher-precision estimate 
offered by the SLL. To remove the ambiguity of the subcarrier, the SLL estimate is automatically 
corrected by forcing the subcarrier delay estimate to the same value as the code delay estimate if the 
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filtered difference between the two loop estimates exceeds half a sub-chip. The threshold for the 
correction is set to half a sub-chip in order that when both loops are locked, this threshold bounds the 
quasi-linear region of the discriminator and hence bounds the region of unambiguity. 
The action of this new correction mechanism under worst-case acquisition is shown in Figure 75 – 
initial code (and subcarrier) error is 0.75 chips and the noise density is 25dB-Hz.  
Examining the filtered and unfiltered difference between the DLL and SLL estimates, corrections are 
visible at approximately 4 seconds and at 6.5 seconds. After this, the (filtered) difference between the 
two estimates never exceeds the threshold as the loops have converged towards the same tracking point. 
Note that the correction at 4 seconds has moved the subcarrier to an unstable pseudo-lock point – this 
can be inferred from the diverging delay estimate. However, as the subcarrier estimate diverges from 
the code, the difference between estimates again exceeds the threshold and the subcarrier is corrected 
again, this time to a valid tracking point. Examining the unfiltered difference (Figure 76) with respect 
to the “difference threshold” of TS/2 (shown with green lines) additional points at which correction 
would be made can be seen (due to the lower precision DLL estimate) but the filtering operation has 
prevented the difference from exceeding the threshold, visible at 1 and 13 seconds.  
The new correction system implemented in the MathCAD simulations uses a simple 1st-order digital 
lowpass filter with an empirically derived filter coefficient of 0.01 to smooth the difference between 
delay estimates. This was found to provide an acceptable number of corrections but remove any 
‘strobing’ i.e. high frequency corrections when noise transients disturb the loops and the difference 
exceed the threshold. 
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Figure 75 - DLL and SLL estimates with new correction system 
  
0
1
2
3
4
5
6
7
8
9
1
0
1
1
1
2
1
3
1
4
1
5
1
0
.7
5
0
.5
0
.2
5 0
0
.2
5
0
.5
0
.7
5 1
D
L
L
 estim
ate
SL
L
 estim
ate
T
im
e (s)
Delay estimate (chips)
 115 
 
 
 
Figure 76 - Filtered and unfiltered delay estimate differences 
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7.5 Adaptive- control 
The proposed estimate-correction mechanism is itself not able to mitigate multipath-induced false lock 
in the DET – indeed, the new correction system would tend to move the subcarrier towards any false-
locking points in the DLL discriminator. If, however, in conjunction with the correction mechanism a 
variable  system is included, the channel becomes theoretically able to limit the effect of the multipath 
distortion: the proposed adaptive- system, as tested in simulation, is initialised with a wide value for 
, which is reduced towards the narrow value as the tracking loops converge. If the DLL-SLL correction 
system detects that the filtered difference between the two loops is greater than half a sub-chip, the SLL 
is corrected to the same estimate as the DLL, and simultaneously the code loop  is reset to the wide 
value.  is narrowed through a digital 1st-order filter. In simulation, this filter was operated with an 
empirically derived coefficient of 0.02. 
The initial MathCAD implementation of the adaptive- system used a continuously variable ; while 
it is possible to approximate this in hardware, the sample-based shift register system described in §4.3.3 
is preferred as it is less computationally expensive. The MathCAD simulation was modified to quantise 
the value of  to a number of discrete steps between the wide and narrow settings, and no significant 
difference in performance was noted when the simulated  was quantised to more than 4 levels. 
Channels with the combined estimate-update and adaptive- system were tested under one-path 
multipath. An example plot of the system operating in the MathCAD simulation is shown below in 
Figure 77. In this figure, multipath is set at {0.5, 0.55}, ΔWIDE = 1 chip, initial loop error is ±0.75 chips 
and Δ is quantised to 16 levels. 
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Figure 77 - DET loops with adaptive-Δ and DLL-SLL correction mechanism 
For most multipath delays, with both low and high C/N0, the adaptive- system was able to reduce the 
multipath error to a lower value and reduced the occurrence of false-lock. However, as for the  DET 
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channels, some specific multipath delays were able to create a false-lock condition despite the correction 
system. The reason for this failure was discovered to be partly due to the cross-coupling between the 
two DET loops. 
 
7.6 Loop coupling in the DET 
The DET forms two independent loops to track code and subcarrier respectively. The DET as described 
in [Blunt et al 2007] assumed that the two delay dimensions were completely orthogonal. Later, it was 
discovered that the two dimensions of the DET correlation surface are in fact weakly coupled. The 
cross-coupling can clearly be seen by inspecting the correlation surface. 
 
Figure 78 – DET BOCs(1,1) correlation surface showing skew 
A skew of approximately 1 part in 10 exists between code and subcarrier dimensions. Because of this 
skew, errors in one loop may couple through to the estimate in the other loop. The skew of the 
correlation surface not only couples errors between loops, but can also influence the shape of the 
qI A B
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discriminator in the other loop by shifting the correlation maxima – examining Figure 78, as DLL error 
increases from 0 to 0.75, the delay of the maxima in the subcarrier error dimension shifts slightly. This 
can be thought of equivalently as moving the zero-crossing of the discriminator. Figure 79 and Figure 
80 show the effect of subcarrier error on the code discriminator characteristic and vice-versa. 
 
 
Figure 79 –  Dot-product code discriminator with increasing subcarrier error 
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Figure 80 -  Dot-product subcarrier discriminator with increasing code error 
 
The cross-coupling distortion can also be visualised if the two-dimensional discriminator surface is 
plotted. These discriminator surfaces show the discriminator function across delay for one dimension, 
with the opposing dimension being the value of the error residual in the opposing loop. The 
discriminator surfaces for DLL and SLL (both dot-product) are below. The surface clearly shows that 
the zero-error tracking point of the code discriminator changes significantly (highlighted line) for even 
small subcarrier errors. The subcarrier surface shows a less pronounced influence with code error, but 
some movement of the tracking point is still visible. 
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Figure 81 –Two-dimensional code discriminator surface,  DET 
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Figure 82 - Two-dimensional subcarrier discriminator surface,  DET 
 
The error coupling and consequent discriminator distortion produced by error residuals in opposite 
loops has a significant impact on the operation of the tracking loops. As the loops converge, residual 
tracking errors cause distortion of the discriminators, in turn affecting the convergence of the loop, 
rS
t
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further distorting the discriminator, and so on. In a noise-free channel with no multipath distortion, the 
inherently faster convergence of the subcarrier loop potentially reduces the time over which the code 
loop discriminator is distorted. Once the subcarrier loop has achieved lock its error residual is zero and 
therefore theoretically has no effect on the code loop, leaving the DLL discriminator with no distortion 
and allowing the code loop to converge towards its own tracking point. 
In a multipath-distorted channel, high initial error (>0.5 chips) in one loop can act to severely distort - 
and in some cases completely obliterate - the opposing-loop discriminator. As a result of the cross-
coupling between loops and the disturbed discriminator characteristics, the loop errors may remain 
around their initial values. Even if this condition does not exist when the loop begins to track, it is 
possible that an applied SLL-correction can shift the subcarrier to a delay error that, coupled through to 
the code discriminator, corrupts the discriminator and prevents the loop from converging. This problem 
is possible in real receivers, as filtering can introduce biases between code and subcarrier delay; group 
delay across a wide bandwidth IF filter may ramp across the band and therefore introduce relative delay 
between the BOC side-lobes, or may even be non-linear, introducing opposite-sign delays into the BOC 
signal [Mattos 2013]. 
To combat the effects of DET error coupling and discriminator degradation, an updated form for the 
code and subcarrier discriminators has been proposed – the new discriminators are described in the next 
section. 
 
7.7 Four point discriminators 
Within a DET channel, traditional discriminators using two correlation delays (Early and Late) to form 
the loop discriminators will be subject to distortion from the cross-dimensional skew. If the coupling 
between delay dimensions in the DET is presumed to be constant (and linear) then the skew between 
dimensions can be compensated for by taking the difference between two equally spaced points across 
the correlation surface: assuming a perfectly symmetrical skew, two pairs of Early and Late code 
correlations, separated in the subcarrier dimension equally around correlation peak will have exactly 
opposite biases caused by that skew which can then be removed by taking the difference between the 
two pairs of code correlations. The new discriminator uses two pairs of Early and Late code correlations 
- Early and Late code at both positive and negative subcarrier offset: in total 4 correlation points are 
used, hence the new discriminators are termed “four-point” discriminators. Although the 
‘Prompt/Prompt’ (zero delay in code and subcarrier dimensions) correlation can be included in forming 
these discriminators, it does not contribute to reducing the coupling between delay dimensions. 
Correlation points’ separation in the subcarrier dimension are spaced by S, and the subcarrier 
correlation points likewise separated in code dimension by C, therefore the same 4 points can be used 
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for both code and subcarrier loops, each forming discriminators from different combinations of the 
same four correlations. The black dots in Figure 83 mark the ‘2-point’ discriminator points (for the code 
loop). In Figure 84 the coloured dots mark the 4-point discriminator delays that are used for both code 
and subcarrier discriminators. No more correlations are needed to construct 4-point discriminators for 
both loops than are needed for the DET. 
 
 
Figure 83 – Double Estimator surface showing code correlation points 

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Figure 84 - Double Estimator surface showing 4-point correlation points 
 
Using the q() notation for the correlation function (see §3.2), where arguments of the q function 
represent code and subcarrier delay respectively, the traditional 2-point coherent code dot-product 
discriminator is formulated as follows: 
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(7.2) 
The two delay dimensions are separate, but the Early-minus-Late operation is performed only using Δ 
offsets applied to the code delay estimate – the subcarrier estimate is constant between Early and Late 
code correlations. In comparison, the 4-point discriminators are formulated such that Early and Late 
offsets are applied to both code and subcarrier. The 4-point code discriminator (EML power product) 
is formulated as: 
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(7.3) 
 
The subcarrier 4-point discriminator (dot product) is formulated as: 
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In both cases,  is the true delay (simplified in simulation to 0), ˆ  is the estimated code delay, *ˆ  is the 
subcarrier estimate, C is the code discriminator Early-Late spacing and S is the subcarrier 
discriminator Early-Late spacing. 
The 4-point discriminator surfaces for code and subcarrier loops are plotted below. 
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Figure 85 - 4-point code discriminator surface 
 
rC
 128 
 
 
Figure 86 - 4-point subcarrier discriminator surface 
 
The code discriminator surface maintains a valid tracking point across the entire range of SLL residual 
error shown by the dotted line. The subcarrier discriminator has a smaller valid region – when the code 
error residual is greater than approximately 0.5 chips, the subcarrier discriminator begins to distort, and 
is almost completely obliterated for residual errors above 0.75 chips. This implies that for initial code 
errors of greater than 0.5 chips, the operation of the subcarrier loop with 4-point discriminators is likely 
to be disrupted. This is, however, a reversal of the problem of 2-point discriminators, for which the code 
discriminator was more seriously influenced by residual subcarrier error. Theoretically, given the 
immunity of the 4-point code discriminator to subcarrier error, the code loop should converge towards 
the tracking point and as it does so the subcarrier discriminator will eventually be moved into its valid 
region. 
 
7.8 Simulated implementation results 
Testing the action on the loops of the 4-point discriminators required minimal refactoring of the 
simulation: since the time-domain correlation function is already a function of two independent 
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arguments. Two additional correlations were added to the main simulation loop and a second Δ offset 
was included in the delay estimate parameters. All other loop operations were essentially identical to 
the 2-point discriminator case. 
In noiseless simulation, positive-amplitude multipath with 0.55- to 0.7-chips delay, and negative-
amplitude, 0.6 to 1.25 chips multipath delay, is able to disrupt the operation of the  and 4-point DET 
loops – see [[figure]] below. For all other multipath delays, the combination of adaptive-, SLL 
correction and 4-point discriminators was able to bring the channels into lock with minimal multipath 
bias, from high initial error (0.75 chips). 
 
 
Figure 87 – False-lock in 4-point discriminator channels 
(Initial error = 0.5 chips, ΔWIDE = 1 chip, MP = {0.5, 0.55}) 
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Figure 88 - Nominal operation of 4-point discriminator channels 
(Initial error = 0.65 chips, ΔWIDE = 1 chip, MP = {0.5, 0.55}) 
 
Long-delay multipath is generally considered less detrimental to loop operation because its effects can 
be reduced by narrowing , and multipath reflectors are often closer to a receiver than would produce 
such long delays. While the use of narrow  remains an option for BOC channels, narrow  spacing 
increases the RF bandwidth required – more so for BOC, since the spectral splitting increases the 
minimum bandwidth requirements compared to BPSK signals. 
 
7.9 Practical considerations 
7.9.1 4-point discriminators 
While the new 4-point discriminators may require only a small increase in computational power 
compared to the discriminators, the practical consideration of integer overflow must be considered: 
signals with high SNR will produce very large accumulated values which, when added together (and 
possibly squared in the case of non-coherent discriminators) may exceed the maximum value that can 
be held in a single 32-bit integer. This problem is exacerbated by the 4-point discriminators, since the 
discriminator values are potentially twice as large as for 2-point  discriminators. Accumulation values 
can potentially be spread across multiple integers, however this would add complexity to the 
accumulator structure and increase the bus overhead for transferring accumulated values between the 
correlator bank and the processor. Added complexity and the possibility of integer overflow becomes a 
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greater risk if 4-point discriminators are normalised, or made non-coherent – the latter would require 8 
correlation values per discriminator.  
 
7.9.2 Adaptive- in fixed operating point loops 
Hardware channels often use normalised discriminators to remove amplitude dependency from the 
discriminators; this normalisation can increase the processing overhead for a discriminator. In SGR 
hardware, the loop normalisation is fixed assuming a channel with 10dB SNR. The loop gain is 
calculated as a function of a desired loop bandwidth, assuming fixed normalisation and discriminator 
gain. This gain is set at compile-time and is not able to be modified at run-time. Changing  will change 
the gradient of the discriminator, and thus for the fixed operating point nature of the hardware channels 
a dynamic  will alter the loop bandwidth dynamically. This may not present a problem, since the 
magnitude of the change is likely to be small and so may not upset loop operation significantly – 
however, such changes have implications for precision tracking. 
Dynamically altering  may also give rise to discriminators which are not unambiguous across the entire 
range of . This also may not materially affect loop operation in the updated DET, as the two loops 
converge at different rates and the ‘dragging’ effect from one loop to the other (especially with the new 
SLL-DLL update system) may help shift the channel away from potential false-locking points as the 
loops converge. 
 
7.9.3 DLL-SLL correction 
The new DLL-SLL correction system modelled in MathCAD forces the SLL estimated delay to the 
same value as the DLL. To achieve this in a hardware channel, both the chip and sub-chip phases must 
be synchronised at the moment of correction. The separate NCOs controlling the code and subcarrier 
generators in the FPGA must be re-designed to allow for this phase-latching, and extra control signals 
added to the correlator structure, increasing the complexity and adding additional burden to the 
interrupt-driven BufferAccumulate() software task. 
 
7.10  Summary 
Improvements and additions to the DET channels have been proposed that increase robustness to 
multipath distortion and act to remove the false-locking points from the DET channels. It was previously 
though not possible for the DET to exhibit such false locks. Simulation of channels show the problem 
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of false lock can be removed by including these additions. Preliminary investigation of hardware 
implementations of these improvements shows strong correspondence with simulation results. 
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8 Conclusions 
8.1 Work achieved 
For this research, it was necessary to obtain an understanding of the theoretical underpinning of GNSS. 
A brief survey of pre-existing technique for tracking BOC modulated signals was taken, as well as 
gathering an understanding of the Double Estimator, BOC modulation and general receiver theory. 
Practical work building on this theoretical knowledge was also carried out. This practical work was 
concentrated in two major areas – simulation, and hardware. Simulated channels, written in MathCAD, 
were used to rapidly characterise and evaluate GNSS loops under a variety of signal conditions. 
Behaviour of the simulated loops was used to steer development and testing of hardware channels (with 
correlator structures and control software written in VHDL and C respectively). Simulation channels 
were designed to operate with parameters as similar as possible to hardware channels’ in order to ensure 
valid and applicable results. Details of the practical work are outlined below, followed by a critical 
evaluation of this work, the approaches used and the algorithms tested (i.e. DET and BJ). Areas for 
further study are also outlined. 
8.1.1 Simulated channels 
Simulation work involved development and expansion of MathCAD simulations of GNSS tracking 
loops (building on initial work by MSH). Using a ‘semi-analytical’ paradigm, these programs are able 
to generate useful data about tracking channels’ performance. User-selectable parameters allowed for 
fine-tuning of loop behaviour, with several simulation parameters made switchable to facilitate 
experimental testing of separate channel elements – e.g. additive noise was turned off during multipath 
testing. Experimental expansions to the simulations were written, including baseband-equivalent carrier 
tracking loops and extensions devised to improve the robustness of the DET channels. The former of 
these expansions was later removed to simplify the model: it was realised that, since the carrier tracking 
threshold (assuming hardware-like loop parameters) is always above the code-tracking threshold, at 
noise levels likely to be experienced by the hardware receiver the carrier loop could safely be assumed 
to maintain lock. The carrier-aiding contributions to the code loop were also ignored since the modelled 
dynamics were zero. 
Simulated channels’ parameters (for DET and BJ) were set to match as closely as possible the expected 
hardware loop parameters e.g. loop bandwidth of 1Hz,  RF bandwidth 2.5 or 4.2MHz, 1ms integration 
period. These channels were then tested under the full range of one-path multipath (positive and 
negative amplitude, relative delay 0.05 to 1.5 chips), and under variable noise density from 25 to 50dB-
Hz – the former value being the lowest value permissible with the ~15Hz PLL loop bandwidth, the 
latter being the approximate maximum the SGR hardware receiver can tolerate before integer roll-over 
starts occurring. A simplified analytical solution for plotting multipath error envelopes (given a 
description of the correlation function) was also created as a separate simulation program – this program 
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did not have any coupling/skew term present in the description of the correlation function used to 
construct the DET error envelopes. The lack of this skew proved significant when the loop-simulation 
and analytical method results were compared. 
Confirmation of theoretical timing jitter equations derived in [Blunt 2007] was obtained by modelling 
correlated-noise samples in loop simulations, as identified by MSH (see Appendix A). Dynamic 
behaviour of the loops in operation was observed, both under nominal and stress-conditions with high 
noise and high initial error.  
Multipath error envelopes created from simulation-loop operation and from the simplified analytical 
solution showed some differences, highlighting the necessity of loop simulation over and above a purely 
analytical approach. The difference between envelopes confirmed the interaction between DET loops 
caused by the correlation surface skew. Interestingly, the analytical model suggested that for low-delay 
multipath, the DET code tracking loop should exhibit almost zero multipath bias. 
Additional algorithms proposed to improve the robustness of the DET channel were tested under 
identical multipath conditions to the DET channel; the error envelopes were also constructed from both 
the analytical solution and loop simulation using the new 4-point discriminators. As for the  case, the 
differences between these results were striking and confirmed the effect cross-dimensional skew, even 
though 4-point discriminators minimise this coupling between discriminators. 
 
8.1.2 Hardware channels 
DET and BJ channels were developed for the SGR-ReSI hardware receiver by modifying the existing 
C/A channels’ VHDL and software. A GIOVE-A compatible (shift-register based) code generator 
structure was added to the C/A channel structure and added to the pre-existing data-logging ‘image’ 
available for the Virtex-4 FPGA on the SGR-ReSI. Several collections of IF samples were made before 
the main transmitter of GIOVE-A was deactivated in 2012. After this, the channel structure was 
modified to use stored memory-codes, allowing the channel codes to be more versatile; the L1C signal, 
being available from the Spirent signal simulator, was selected for testing since it is interoperable with 
the Galileo E1 signal (CBOC) and the pilot component of L1C is BOCs(1,1), hence allowed fair 
comparison between simulated and hardware channel results. The simulator scenario was modified to 
remove any satellite dynamics and allowed varying signal power (and hence C/N0) and multipath – 
recreating these signal conditions with the pre-recorded GIOVE-A sample data would have been much 
more difficult, and seriously restricted due to the 60-second limited data logs. 
Hardware channels’ performance was tested, as for simulation, under the full range of multipath and 
over a range of C/N0 (established from the receiver’s own SNR estimates). The serial nature of the 
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hardware acquisition system (in combination with the long software measurement interval) meant that 
initial error was neither settable nor knowable post-facto and so comparable ‘stress-value’ testing as in 
the simulations was not possible. Loop jitter vs. C/N0, and multipath envelopes were reconstructed 
based on logged channel information post-processed in MATLAB. A MATLAB script was also written 
to reconstruct the correlation function/surface from logged IF samples – the resulting graph clearly 
showed the skew noticed in MathCAD-derived plots. 
Improvements to the DET described in chapter 7 were developed (but not comprehensively tested) for 
the Virtex-4 FPGA correlators, including the DLL-SLL correction, adaptive- system and 4-point 
discriminators. The former of these improvements proved especially problematic, as the oscillators for 
both code and subcarrier (using separate but identical NCOs) had to be modified to allow frequency 
and phase information to be passed between the oscillators, which contradicts the normal operation of 
these NCOs. 4-point discriminators were tested under multipath, but in isolation, as the adaptive- and 
DLL-SLL correction mechanism were not fully implemented. 
 
8.1.3 Hardware results 
Multipath error envelopes for BJ and both - and 4-point-discriminator DET channels were obtained 
from hardware results: all closely matched those produced by the MathCAD loop simulations. Jitter vs. 
C/N0 curves were plotted for BJ and  DET channels, and close agreement between channel performance 
and theoretical curves was noted; differences were explained by the differences between simulation and 
hardware channels’ implementation and simplifications made in the ideal equations (e.g. fixed operating 
points and normalisation of the loop). The theoretical equations governing jitter in 4-point 
discriminators have not yet been derived, thus jitter measurements were not taken as no ‘ideal’ curves 
exist to compare the data against. 
Hardware channels (both DET and BJ) operating under multipath were found to exhibit false lock less 
often than was expected from performance in simulation. This may be explained by the action of the 
BJ mechanism in the latter case and the difficulty in obtaining a valid lock in the former – see §6.9. 
 
8.2 Academic contributions 
This research has produced simulation results for a fair comparison between the Bump-Jumping and 
Double Estimation Techniques for receiving BOC(1,1) modulated signals. Both channel types were 
characterised under worst-case multipath and varying SNR. Both analytically- and loop-derived 
multipath envelopes were constructed. 
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Statistics on the performance of a hardware implementation of the DET have been gathered and 
compared with a hardware channel using the BJ technique. An assessment has been made of these 
channels’ performance evaluated under noise and multipath with representative signals (from a GNSS 
signal simulator),  allowing confirmation of the performance of the DET on representative hardware 
(the SGR-ReSI). Limitations on the acquisition and tracking performance of the ‘legacy’ DET as 
described in [Blunt 2007] have been discovered. 
Results from the hardware receiver channels has shown the validity and accuracy of the semi-analytical 
approach developed to model the DET channels. These simulations, used to initially characterise 
tracking techniques (developed with the help of Dr. Hodgart) were later expanded to include several 
new proposed improvements to the DET (§7.4, 7.5 and 7.7 respectively). Initial assessment of these 
improvements and an investigation into their practicality was also undertaken. 
The theoretical skew between the delay dimensions in the DET channel has been confirmed both with 
these envelopes and by the reconstruction of the correlation surface from live broadcast signals from 
GIOVE-A. A performance assessment of the DET with low RF filter bandwidth was undertaken, which 
has previously been characterised under more generous bandwidth allocations. 
An overview of the challenges associated with implementing the proposed improvements to the DET 
has been given, as well as possible solutions to achieve these using an SGR-ReSI or similar sampled 
correlating receiver. 
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9 Critical evaluation 
9.1 Semi-analytical modelling 
The semi-analytical approach is an attractive one for characterising GNSS tracking channels, offering 
a good compromise between accuracy and computational complexity; simplifications can be ‘tuned’ to 
allow either closer modelling of a real receiver channel or offer a lower computational cost (and hence 
a faster simulation time). 
Simulations based on time-series IF or baseband samples (either recorded live-sky broadcast or 
simulated signals) will naturally provide high-fidelity results, however these will consequently place 
significant burden on the channels’ simulator process. The semi-analytical approach moves the 
computational cost from the time domain to the ‘loop domain’. Detailed descriptions of the correlation 
function can be used, described in either time or frequency domains, and with these models high-fidelity 
simulation can be achieved; semi-analytical models benefit significantly, however, when the correlation 
function models are simplified, thereby reducing computational cost. The trade-off is that characteristics 
of the real correlation function (i.e. cross-correlation products, correlated noise samples) may not be 
present in the simplified function models and the accuracy of the model is thus reduced. Semi-analytical 
models are useful as they are very simple to modify and expand – the description of the correlation 
function may be modified without altering the nature or operation of other portions of the simulation, 
e.g. the tracking loop feedback process. 
Simulations make simplifying assumptions not only about the signal models they use but also the 
receiver processes to which those signals are subject; for example, the correlation-function focus of the 
semi-analytical simulations described in this document neglect normalisation since noise is added ‘post-
correlation’ to a fixed-magnitude correlation function. The simulations used in this research also allow 
access to (and instant modification of) any and all channel information at any given instant – this 
obviously does not match the operation of the SGR hardware receiver, which collects many channel 
parameters only every 100ms, APB transfers which take a small but finite time and some processes 
requiring considerable delay, e.g. a half-chip slew (where the code is shifted by half a chip ahead of or 
behind its present phase, effecting a bump-jump) could only be reliably achieved in hardware by 
performing the operation at the point of code overflow (epoch) - up to 10ms - before the correction is 
applied. While it is true the effect of such delays will be unnoticeable to a human operator, and the code 
loop time-constant is slow enough that such delays are unlikely to materially affect the channel 
operation, it is important to remember that such behaviour must be accounted for when the integrity 
and robustness of the loop is being considered. Since the simulations do not model these delays, semi-
analytical models may offer a somewhat ‘rose-tinted’ assessment of channel performance. 
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9.2 DET vs. BJ 
DET offers an attractive method for BOC tracking because of its ability to explicitly (and 
simultaneously) generate unambiguous and high-precision pseudoranges. The DET, being potentially 
expandable to any BOC subcarrier ratio and able to operate with both sine- and cosine-phase subcarrier, 
offers an improved option for the encrypted PRS and M-code signals; see [Hodgart 2011] for a 
discussion of the potential impact of PRS subcarrier phase. These signals are intended for use in 
situations requiring high-reliability – the lower integrity of the BJ channels (compared to the updated 
DET) may make the BJ an unsuitable for these critical applications, despite the attraction of the BJ’s 
lower computational cost. 
This research has been able to shown that for a narrow range of static multipath delays the 
implementation of the DET is able to maintain a false-lock tracking error. While such distortion is 
unlikely to persist in a real environment (especially when a hardware receiver may be operating in orbit) 
it highlights that the DET channel’s integrity is prone to upset by multipath. While BJ channels by 
definition include a mechanism for detecting ‘false lock’ conditions where the channel is tracking a 
side-peak, BJ channels are likewise prone to maintain false-lock under worst-case static multipath 
which distorts the correlation function such that the correction mechanism breaks down. Given the fixed 
jumping threshold of BJ channels is chosen as a function of an acceptable probability of false-positive 
correction at a given C/N0, BJ channels optimised for low C/N0 for a may take considerable time to 
reach the correct tracking point, even if C/N0 increases – this has serious implications for the integrity 
of critical-situation receivers or receivers operating in highly dynamic environments.  
Serial acquisition is now less common, often being replaced with an FFT engine which can more 
reliably achieve <0.5 chips acquisition error. The single-measurement, fixed-detection-threshold serial 
acquisition system of the SGR hardware receiver performs adequately for C/A signals with medium to 
high C/N0, however BOC signal acquisition presents a greater challenge to a serial acquisition system 
because of the presence of correlation side-peaks. A technique used on-board the SGR – adding Early 
and Prompt correlation to increase signal power available to the acquisition – may in fact be detrimental 
to a BOC channel because the additional power would also be added to the side-peaks, increasing the 
probability of the channel declaring lock on a side-peak. To simulate a poor acquisition in simulation, 
a stress value was used for initial loop error (modelling the point at which the acquisition system passes 
control to the tracking loops) of 0.75 chips. Simulation tests with this and other acquisition values 
showed that both BJ and DET channels are noticeably more prone to false lock with initial error above 
~0.6 chips. The percentage of false-locked (or indeed completely ‘missed’) channels in hardware show 
that the serial system was generally able acquire with errors below 0.6 chips – any additional algorithm 
to improve the integrity of the acquisition system is likely therefore to improve the ability of the SGR 
hardware to detect BOC signals. 
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9.2.1 DET enhancements 
Simulation testing shows that with some algorithmic improvements (see chapter 7) the DET can be 
made more robust to multipath. These improvements come at the cost of an increase in the complexity 
and computational burden of the channel. These expansions have been included in MathCAD 
simulations, and show that (in combination) they can improve the robustness of the DET channels to 
multipath. Practicalities involved in implementing these enhancements in hardware channels were 
considered, and a hardware implementation of a limited form of the expansions has been attempted but 
not comprehensively tested. Some results that have been obtained show strong correspondence between 
simulation and hardware performance, strongly hinting that the improved performance due to these 
expansions may also be obtained in hardware.  
 
9.3 Hardware implementation 
Hardware description languages for FPGAs represent a completely different programming philosophy 
to traditional ‘procedural’ programming; as a result, there is often a steep learning curve associated with 
VHDL as procedural techniques must be adapted to the different algorithmic paradigm. The correlator 
structure, modified to permit the hardware receiver to operate with L1C signals, BOC modulation etc., 
was part of a larger VHDL project that included hardware descriptions of processes for handling RAM 
and flash memories, APB transactions between the processor and the correlators, synchronising timing 
signals and many other functions associated with the correlation process. The gradual modification and 
expansion of several of these functions was necessary to permit a simulation-equivalent channel to be 
constructed and tested using representative signals from the Spirent simulator. Similarly, the control 
software to command and control the correlator channels was gradually modified to accept and operate 
with different parameters. Development of a completely new channel structure and control software, 
able to perform in a way compatible with the pre-existing ‘C/A’ channels, would have been an 
impossibly large undertaking. The pre-existing hardware and software architecture not only proved 
invaluable in providing a starting point for development, but also potentially allows more realistic 
testing of those new developments, since new channels would be constrained by the pre-existing format 
and must conform to the specification of known functional channels against which the new channels 
could be tested. Such a channel design framework comes at the cost of needing to modify channel 
structures (following simulated channels) to fit the hardware design, which can prove difficult and may 
require significant alterations the way the loop behaves (e.g. normalisation, or using a fixed feedback 
coefficient). 
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9.3.1 Justification of hardware testing 
Some differences have been noted between hardware and simulation loops despite operating with close-
to-identical operating parameters. Some of these differences can be explained by the necessary 
differences between hardware and simulation channels, e.g. fixed-point operating and normalisation. 
That there are differences highlights the necessity of hardware implementation of tracking loop 
architectures, as key parameters that may be trivial to extract in simulation can prove difficult (or even 
impossible) to establish in hardware. Limitations in speed or resolution of measurement, non-ideal 
performance (e.g. RF filters) and similar parameters increase the divergence of simulation from 
hardware. While it is true that simulation exists mainly to provide prima facie information about a given 
loops performance, design decisions based on these simulations may be subject to error because 
inadequate consideration was made concerning the differences between simulation and hardware loop 
operation e.g. the SGR hardware channels use a fixed value for the loop feedback coefficient and hence 
loop bandwidth, with the value truncated to an integer power of two; this feedback coefficient is set 
based on a number of parameters which includes discriminator gain. If the adaptive- were to be 
implemented exactly as in the simulation, the loop bandwidth would change with . Practically, the 
relatively small difference between the wide and narrow values of  would be unlikely to drastically 
alter the loop bandwidth (and hence noise performance) but in a high-precision receiver such 
considerations must be taken into account when hardware implementations are made. Thus either to 
assume universal validity for simulated results, or else to transition new algorithms from simulation to 
hardware directly cannot be recommended. 
 
9.4 Future work 
9.4.1 DET performance theory 
The DET was comprehensively investigated in [Blunt 2007], including derivation of formulae 
governing the jitter for code and subcarrier loops, in spacing- and bandwidth-limited cases, and for dot-
product and power discriminators. Derivation of similar equations for the DET using 4-point 
discriminators, for a variety of discriminators, is desirable. In a similar fashion, probability densities for 
false-positive acquisition for the DET and/or BJ under several operational modes (e.g. for the DET, 
with subcarrier phase- and frequency-locked to the code until acquisition, or fully independent; for the 
BJ, refactoring the probability equations to account for correlated noise samples) could aid in providing 
a quantitative assessment of channel integrity. 
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9.4.2 Comprehensive test of updated DET 
The expansions and additions to the  DET appear to increase channel robustness. As with the  DET, this 
assertion should be tested by analysing results from a hardware channel operating with these additions. 
Though initial work was begun on the adaptive-Δ, 4-point discriminators and DLL-SLL correction 
mechanism, only the 4-point discriminators were completed enough to allow preliminary testing. 
Naturally a full battery of tests on the complete updated DET channels under multipath and C/N0 would 
be desirable to characterise the performance of the updated channels. Additional testing of both  and 
updated DET and BJ in more realistic scenarios (i.e. orbit, ‘urban canyon’ etc.) would also provide a 
fairer assessment of the robustness of the channels – this would ideally be done in both simulation and 
hardware, as differences in performance between these two domains would not only characterise the 
loops but also demonstrate the accuracy and validity of e.g. the interference/multipath models used. 
 
9.4.3 Higher BOC ratios 
The simulations and hardware receiver that were used to gather data for this document were restricted 
to BOCs(1,1). This signal is expected to be the most widely utilised update to all the GNSS 
constellations, both presently operational and planned, and as a result merits exhaustive study. 
BOCs(1,1) presents the smallest algorithmic ‘challenge’ to a receiver, as this modulation produces the 
fewest correlation side-peaks and occupies the narrowest RF bandwidth – therefore any problems that 
a receiver channel experiences tracking BOC(1,1) may be made noticeably worse for higher subcarrier 
ratio signals. Such signals, however, are either already in use or will soon become part of the signal 
families – for example, the GPS M-code [BOCs(10,5)] and Galileo PRS [BOCc(15,2.5)]. These signals 
are expected to be used in safety-critical applications and as such full characterisation of channel 
performance with these modulations should be undertaken. A full statistical comparison between BJ 
and DET channels with these signals would be a desirable dataset for an honest assessment of 
performance. DET and BJ are the most likely candidate techniques for such signals, as many other BOC 
receiver algorithms are applicable only to BOC(1,1) – indeed, some techniques are compatible only 
with sine-phase BOC. 
 
9.4.4 MBOC 
The work described in this document covers receiver channel architectures for BOCs(1,1) only. With 
the joint European/US agreement on MBOC signal standards Composite and Time-Multiplexed BOC 
signals on Open Service channels for both GPS and Galileo constellations will to be transmitted in the 
near future. A development of the DET, called the Triple Estimator, has been proposed [Hodgart et al 
2008] that uses a second independent subcarrier-lock loop to independently track the high-frequency 
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subcarrier component of the MBOC signal. Initial tests detailed in [Hodgart et al 2008] hint that the 
TET should function equally well for both GPS-style TMBOC and Galileo-format CBOC, but 
comprehensive testing has not been carried out nor has a practical implementation on SGR-like 
hardware been attempted. MBOC potentially represents a much greater challenge to a receiver, 
requiring a wider RF bandwidth, high linearity filters and a faster sample rate than could be tolerated 
for a BOC(1,1)-only channel. It has been suggested that the high computational- and filter-performance 
requirements to achieve true MBOC tracking (that is, non-SSB or envelope tracking), combined with 
the low power of the higher-frequency subcarrier, mean that no significant benefit can be obtained by 
tracking the second subcarrier. To confirm or deny this suggestion, a simulation and hardware 
assessment of the TET would be necessary, and a comparison any other MBOC tracking algorithms 
(‘TM61’ [Julien 2007] for example) as proposed above would also be useful. 
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Appendix A 
 
Correlated noise 
(This appendix supplied courtesy of MSH) 
MathCAD is able to produce independent uncorrelated Gaussian noise. On one time sample we have a 
5-component vector  T43210 uuuuuu . We then multiply this vector by a matrix A which 
converts to another vector of correlated noise 
 Auv   3.2 
The variance -covariance matrix of this correlated noise is therefore  
 TTT AuuAvvR   3.3 
where the notation      denotes an ‘expectation operator’  or an ensemble average 
But  
 2T
10000
01000
00100
00010
00001

















uu  3.4 
where   is the common r.m.s value of the noise terms. Therefore the noise variance covariance   
 2TT  AAvvR  3.5 
An element nmR ,  denotes therefore the covariance between noise term mv and another noise term nv  
i.e. 
 nmmnnm vvRR  ,,  3.6 
The diagonal terms are just ordinary variances  i.e. 
   22,  mmm vR  3.7 
The Cholesky operator is therefore the equivalent of taking the square root of a matrix.  
 151 
 
The operator returns an A matrix with only the lower triangle filled. 
The function ),( SCI ttq  has a dual meaning: 
(i) it computes the expected correlation in two dimensions after multiplying the input signal by 
the reference with its two independent trial values. The values of Ct and St indicate the time 
separation of the signal with respect to the two components of the reference 
(ii) it computes the cross correlation of the noise sampled at differences of time Ct  and St  . 
Given a sample of the correlated signal at gate times  S1C1,tt  and times  S2C2 ,tt  then the cross 
correlation of the noise is a suitably scaled version of  S2S1C2C1 , ttttq   
For a given choice of gate widths these are some linear combination of gate widths 
So for example in R matrix the top row is always the cross correlation of the noise at various early and 
late gates relative to the prompt sample. The main diagonal is actually a covariance of each noise term 
- and is naturally always the same. 
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Appendix B 
 
Two-dimensional correlation function 
(This appendix supplied courtesy of MSH) 
 
Although the code and sub-carrier modulated sequence is continuous the analysis need look only a 
defined pulse  tps which is a single BOC ‘chip’.  
Although the purpose of the receiver design is to estimate the delay in the BOC pulse from one satellite 
relative to other satellites, for analytical purposes we will set a (relative) delay of this input signal to 
zero. 
Given such a pulse then the correlating action in the standard receiver architecture is represented by 
multiplication by reference pulse  tm  - which in practice is of course the product of a code pulse and 
sub-carrier modulated sequence.  
In the receiver then the reference pulse is assumed to be offset by an amount  although over time the 
aim is that this should converge ideally to zero. 
To that aim the product is integrated in order to realise a cross correlation (from which various possible 
discriminators can be further realised) 
        ttmtpq ds  1.1 
This result can be expressed in the frequency domain. Compute the FT 
 
     
      
     
   fMfP
tfMftjtp
tfjtmtp
fjqfQ
s
s
s
d.2exp
dd2exp
d2exp





 

 1.2 
where the ‘bar’ notation indicates a complex conjugate (following Mathcad notation) 
from which the IFT 
          ffjfMfPq s d2exp  1.3 
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Summarised, the correlation of two functions in time is simply obtained by the inverse FT of the product 
of their FTs (with one function depicted as complex conjugate). 
An important advantage of this formulation is that  tps  and its FTs can be specified as ‘sharp’ infinite 
bandwidth pulses. The practical effect of bandwidth limiting on the input is simply achieved by limiting 
the frequency range of the integral. So in practice we have a 2-sided baseband IFT 
        


2/
2/
s d2exp
B
B
ffjfMfPq  1.4 
where B is the normal engineering-defined front-end bandwidth centred on the actual carrier frequency 
 
Computing the one-dimensional correlation for BOC 
Pulse  tps representing the noise less input BOC signal is regarded as the product of a rectangular 
(code) pulse   tp0  and a continuous square wave  ts representing the sub-carrier i.e. . 
      tstptp 0s   1.5 
In a 1D receiver the correlating pulse is a matching code pulse of the same shape i.e.    tptm s  but 
offset in general by an amount  Ct  .  The correlation therefore reduces to  
            


2/
2/
C
2
s
2/
2/
CssC d2expd2exp
B
B
B
B
ftfjfPftfjfPfPtq  1.6 
This has the same form as the Wiener Khinchin theorem but does not have the same meaning. That 
theorem refers to an auto-correlation of a time process and its power spectrum. What we have here is a 
cross-correlation of one function against another which just happens to have the same shape. 
 
Computing the two-dimensional correlation for BOC 
 In a 2D receiver the correlating pulse is not in general the same shape and depends on the delay 
difference t  - see below. We generalise the notation to read 
      ttstpttm  0,  2.1 
When this reference pulse is delayed we have Ct  
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          SC0CC0C , ttsttptttsttptttm   2.2 
where 
 CS ttt   2.3 
and Ct  is a trial delay of the code component and  St is the independent trial delay of the sub-carrier 
component in the reference pulse. 
We then modify the notation of the integral and the FTs to read  
        


2/
2/
CsCM d2exp,,
B
B
ftfjtfMfPttq  2.4 
where  tfM , means the complex conjugate of the FT of the reference pulse in frequency f for a given 
difference delay t  between the code component and the sub-carrier component. 
What this means is that we can compute the two dimensional correlation readily with respect to the 
code delay and the delay difference between code and sub-carrier 
 E.1 
The formula (E.1) describes a conjugate Laplace Transform  ,0 sM  - with a sign reversal in s 
compared to the actual LT - of one of the two possible shapes of an offset BOC pulse which is created 
in the double estimator correlator.  
  
M0 s  
1 2exp s  
1 exp s TC 
1 exp s TS 
 exp s TC 
s

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Example 
For sine BOC(2,1) this one shape is typically 
 
 
 TC 
  m(t, ) 
   t 
 TS 
 
It is an effective or equivalent pulse created by multiplying the single rectangular code chip of width 
CT  by the continuous square wave defined by the sub-carrier with alternating chips of width ST . The 
parameter S0 T is the difference between whatever is the trial DLL delay and the trial SLL delay 
The shape changes for SS 2TT   and an appropriate alteration is required in the formula  
In this routine the difference delay  is allowed to have any value and we convert to the Fourier 
Transform  ,fM  
   E.2 
We need also a formula for the spectrum of the sine-phased BOC with integer ratio of sub-carrier 
frequency to code rate 
  2.5 
Note that this is not the power spectrum but an amplitude spectrum. The j operator is needed because 
of FT rules applied to real but odd symmetry pulses in the time domain. 
M f     floor

2TS






2 TS
M M0 i 2  f    TSif
M M0 i 2  f  TS   TSif
M M exp i  f TC 

Ps f( )
j
fC
sin
 f
2fS






cos
 f
2fS






sin 
f
fC






f
fC















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Frequencies Sf and Cf have the usual meanings of frequencies normalised to a unit chip width 
We then do the necessary digital computation in the routine.   
  E.3a 
where B  is the r.f. bandwidth  and )(s fP  is the FT of an equivalent BOC pulse of the signal. The 
statement 128Q  tells Mathcad that it will be computing a vector of 128+1 dimension. Applying the 
IFFT Mathcad treats the highest value as the half-way point in the frequency domain i.e. the Nyquist 
frequency. It knows therefore to calculate the IFFT in the time domain to have 256 points.  
The matrix nmQ , is therefore has hybrid dimensions. The count m is in frequency but the count n is in 
time. Each column 
n
Q is frequency vector expressing the product of the FTs )(s fP  and  tfM , . 
The column count identifies a delay difference. 
The frequency term f in  fPs  and  ,fM  is seen to be incremented for m in 1/8 frequency steps. 
By FT rules therefore the equivalent time range will be 8 units in time i.e. 8 chip widths 
Since there will be 256 points in the time domain after computing the IFFT therefore the resolution in 
the code delay domain will be 1/32 chips 
The frequency range over which the IFT is from DC to half the r.f bandwidth B/2. We only go halfway 
because that is the equivalent base bandwidth. For B =4 there are therefore 16+1 non-zero points  
The count n covers the range of delay difference in   ,fM . It is seen to increment with a time 
resolution of 8/256 = 1/32 - and therefore matches the resolution in the code delay.  
Difference delays with increasing n count. After running the IFFT then the matrix qM is now counting 
qd N 256
Q
128
0
Q
m n
Ps
m
8






M
m
8
n 8
N





 1( )
m

m 0
B
2
8for
qM
n 
IFFT Q
n  
n 0 2Nfor
qd
j k
qM
j k j N
8

j 0 N 1for
k 0 N 1for
qd

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in time for both dimensions. The row count is in code delay. The column count is in delay difference. 
Each 
n
qM delivers a slice of the 2D correlation over the range of code delay for a given delay 
difference 
This is not yet the desired result.  We want to express the correlation as a function of code delay time 
and sub-carrier delay time -- hence the final step to compute a where j is the count in code 
delay while k is in the count in sub-carrier delay. 
 
Interpolation 
After some empirical adjusting, these three routines work collectively to give a 2D correlated value for 
any choice of delay times St  and Ct  
These three routines set up a simple interpolation from an arbitrary value of delay times. It gets 
inaccurate if these values lies outside the range which the digital matrix covers  
 setinterp qd( )
x
i
i 128
32

xx
i 
x
i
x
i 
T

i 0 255for
vs lspline xx
T
qd 
vs xx( )

 
qI tC tS  interp vs xx
T
 qd
tC
tS














 
vs xx( ) setinterp qd( )  
E. 4 
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